{"id":"https://openalex.org/W2060537146","doi":"https://doi.org/10.1145/1514932.1514963","title":"Industrial clock design","display_name":"Industrial clock design","publication_year":2009,"publication_date":"2009-03-29","ids":{"openalex":"https://openalex.org/W2060537146","doi":"https://doi.org/10.1145/1514932.1514963","mag":"2060537146"},"language":"en","primary_location":{"id":"doi:10.1145/1514932.1514963","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111505107","display_name":"Pei-Hsin Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pei-Hsin Ho","raw_affiliation_strings":["Synopsys, Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111505107"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.76360411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8054052591323853},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6692037582397461},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6538876891136169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5831263661384583},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5819929838180542},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5758074522018433},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5443259477615356},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5381568074226379},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.48205503821372986},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29036855697631836},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.23280340433120728},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1753406822681427},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16186821460723877},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1480114758014679}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8054052591323853},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6692037582397461},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6538876891136169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5831263661384583},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5819929838180542},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5758074522018433},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5443259477615356},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5381568074226379},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.48205503821372986},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29036855697631836},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.23280340433120728},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1753406822681427},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16186821460723877},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1480114758014679}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1514932.1514963","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Power":[0],"and":[1,22,92,134,138,153,203,210,240],"variation":[2,23,84,194],"are":[3,79,98],"the":[4,16,20,33,42,60,63,73,90,120,141,145,154,158,172,176,229,238,241,252],"biggest":[5],"concerns":[6],"of":[7,18,32,59,94,104,122,175,243],"physical":[8],"design":[9,232],"today.":[10],"Clock":[11,25,76],"distribution":[12,26,44,65,77,213],"network":[13,45,66,214],"is":[14,148,161,215],"at":[15],"center":[17],"both":[19,89],"power":[21,36],"concerns.":[24],"networks":[27,78],"consume":[28],"a":[29,56,95,116,123,128,132,135,208,216,220],"lion's":[30],"share":[31],"total":[34],"IC":[35,222],"consumption":[37],"for":[38,85,199,219,236],"two":[39,86],"reasons.":[40,87],"First,":[41,88],"clock":[43,53,64,74,96,111,142,155,212,231],"requires":[46],"many":[47,68],"large":[48,57],"buffers":[49,70],"to":[50,71,83,110,119,144,157,167,171,189,250],"deliver":[51],"crisp":[52],"signals":[54],"across":[55],"area":[58],"IC.":[61],"Second,":[62,108],"uses":[67],"small":[69],"balance":[72],"skews.":[75],"also":[80],"most":[81],"susceptible":[82],"latency":[91],"length":[93],"path":[97,112,130,143,156,178],"usually":[99],"much":[100],"longer":[101],"than":[102],"those":[103],"typical":[105],"timing":[106,121,124,129,177],"paths.":[107],"variations":[109],"delays":[113],"may":[114],"have":[115,184],"2X":[117],"impact":[118,170],"path.":[125],"Let's":[126],"consider":[127],"between":[131],"launching":[133,146],"capturing":[136,159],"flop":[137,147,160],"suppose":[139],"that":[140,207,246],"sped":[149],"up":[150],"by":[151,164,193],"100ps":[152,165],"slowed":[162],"down":[163],"due":[166,188],"variation.":[168],"The":[169],"hold":[173,190],"constraint":[174],"would":[179],"be":[180],"200ps.":[181],"Our":[182],"customers":[183],"seen":[185],"chip":[186],"failures":[187],"violations":[191],"caused":[192],"in":[195],"this":[196,225],"manner.":[197],"Therefore,":[198],"45nm":[200],"technology":[201],"nodes":[202],"beyond,":[204],"we":[205,227,247],"believe":[206],"power-efficient":[209],"variation-tolerant":[211],"necessary":[217],"condition":[218],"competitive":[221],"product.":[223],"In":[224],"talk":[226],"discuss":[228],"industrial":[230],"problems,":[233],"designers'":[234],"strategies":[235],"resolving":[237],"problems":[239],"capabilities":[242],"commercial":[244],"tools":[245],"must":[248],"provide":[249],"support":[251],"designers.":[253]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
