{"id":"https://openalex.org/W2083331860","doi":"https://doi.org/10.1145/1514932.1514943","title":"On improving optimization effectiveness in interconnect-driven physical synthesis","display_name":"On improving optimization effectiveness in interconnect-driven physical synthesis","publication_year":2009,"publication_date":"2009-03-29","ids":{"openalex":"https://openalex.org/W2083331860","doi":"https://doi.org/10.1145/1514932.1514943","mag":"2083331860"},"language":"en","primary_location":{"id":"doi:10.1145/1514932.1514943","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111649792","display_name":"Prashant Saxena","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prashant Saxena","raw_affiliation_strings":["Synopsys, Inc, Hillsboro, OR, USA","Synopsys Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110815003","display_name":"Vishal Khandelwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishal Khandelwal","raw_affiliation_strings":["Synopsys, Inc, Hillsboro, OR, USA","Synopsys Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016392472","display_name":"Changge Qiao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changge Qiao","raw_affiliation_strings":["Synopsys, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111505107","display_name":"Pei-Hsin Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pei-Hsin Ho","raw_affiliation_strings":["Synopsys, Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103923017","display_name":"Jieshan Lin","orcid":"https://orcid.org/0009-0004-4138-8002"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.-C. Lin","raw_affiliation_strings":["Synopsys, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Synopsys, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111649792"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62605647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9390015602111816},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7469589710235596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7260215282440186},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6224765777587891},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5876988768577576},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.55619215965271},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4261888861656189},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4209912419319153},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35744771361351013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2711845934391022},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14073491096496582},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1255994737148285},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08179453015327454}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9390015602111816},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7469589710235596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7260215282440186},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6224765777587891},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5876988768577576},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.55619215965271},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4261888861656189},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4209912419319153},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35744771361351013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2711845934391022},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14073491096496582},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1255994737148285},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08179453015327454},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1514932.1514943","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1508968487","https://openalex.org/W1538422958","https://openalex.org/W1968296486","https://openalex.org/W1977425906","https://openalex.org/W1988944768","https://openalex.org/W2008115198","https://openalex.org/W2011024254","https://openalex.org/W2034999260","https://openalex.org/W2097452558","https://openalex.org/W2103988312","https://openalex.org/W2109932036","https://openalex.org/W2111104699","https://openalex.org/W2124481761","https://openalex.org/W2130235218","https://openalex.org/W2135477945","https://openalex.org/W2137890965","https://openalex.org/W2144881658","https://openalex.org/W2155462145","https://openalex.org/W2155595641","https://openalex.org/W2164842615","https://openalex.org/W2166011990","https://openalex.org/W2170811771"],"related_works":["https://openalex.org/W1995821058","https://openalex.org/W2157541699","https://openalex.org/W3129822007","https://openalex.org/W146048418","https://openalex.org/W4386859294","https://openalex.org/W2077246255","https://openalex.org/W2543290882","https://openalex.org/W2126475478","https://openalex.org/W2160966597","https://openalex.org/W2030503305"],"abstract_inverted_index":{"In":[0],"modern":[1],"designs,":[2,126],"the":[3,20,26,29,51,60,77,91,98,104,111,130],"delay":[4],"of":[5,28,82,94,107,123],"a":[6,39,69,121],"net":[7,48],"can":[8,23],"vary":[9],"significantly":[10],"depending":[11],"on":[12,46,120,132],"its":[13],"routing.":[14],"This":[15],"large":[16],"estimation":[17],"error":[18],"during":[19,97],"pre-routing":[21,100],"stage":[22,101],"often":[24],"mislead":[25],"optimization":[27,58],"netlist.":[30],"We":[31,63],"extend":[32],"state-of-the-art":[33],"interconnect-driven":[34],"physical":[35,72],"synthesis":[36,73],"by":[37],"introducing":[38],"new":[40],"paradigm":[41],"(namely,":[42],"persistence)":[43],"that":[44,85,129],"relies":[45],"guaranteed":[47,105],"routes":[49,96,109],"for":[50],"most":[52],"sensitive":[53],"nets":[54,84],"while":[55,127],"performing":[56],"circuit":[57],"in":[59,68],"pre-route":[61],"stage.":[62,113],"implemented":[64],"our":[65,138],"proposed":[66],"approach":[67,115],"cutting-edge":[70],"industrial":[71],"flow;":[74],"this":[75],"involved":[76],"automatic":[78,92],"identification":[79],"and":[80,103],"routing":[81,112],"critical":[83],"were":[86],"likely":[87],"to":[88],"be":[89],"mispredicted,":[90],"update":[93],"their":[95,108,133],"subsequent":[99],"optimizations,":[102],"retention":[106],"across":[110],"Our":[114],"achieves":[116],"significant":[117],"performance":[118],"improvements":[119],"suite":[122],"real-world":[124],"65nm":[125],"ensuring":[128],"impact":[131],"routability":[134],"remains":[135],"negligible.":[136],"Furthermore,":[137],"experimental":[139],"results":[140],"scale":[141],"very":[142],"well":[143],"with":[144],"design":[145],"size.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}