{"id":"https://openalex.org/W2020668112","doi":"https://doi.org/10.1145/1500412.1500415","title":"A computer-aided VLSI layout system","display_name":"A computer-aided VLSI layout system","publication_year":1981,"publication_date":"1981-01-01","ids":{"openalex":"https://openalex.org/W2020668112","doi":"https://doi.org/10.1145/1500412.1500415","mag":"2020668112"},"language":"en","primary_location":{"id":"doi:10.1145/1500412.1500415","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500415","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500415","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500415","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059835702","display_name":"William A. Dees","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. A. Dees","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026607869","display_name":"K. M. Parmar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. M. Parmar","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110343882","display_name":"A. Goyal","orcid":"https://orcid.org/0009-0005-6738-9246"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Goyal","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039363709","display_name":"R.Y. Tsui","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Y. Tsui","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111965073","display_name":"Bharat Deep Rathi","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. D. Rathi","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070198653","display_name":"Robert J. Smith","orcid":"https://orcid.org/0000-0003-0250-9444"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. J. Smith","raw_affiliation_strings":["University of Texas at Austin, Austin, Texas","Univ. of Texas at Austin, Austin, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Univ. of Texas at Austin, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.593,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68620897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.944949746131897},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7035715579986572},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6374959349632263},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5171284079551697},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49016842246055603},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4816135764122009},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4758182168006897},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43049758672714233},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4156419634819031},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3791431188583374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3522185683250427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3323000371456146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33061790466308594},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2965589463710785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2303905487060547}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.944949746131897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7035715579986572},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6374959349632263},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5171284079551697},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49016842246055603},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4816135764122009},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4758182168006897},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43049758672714233},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4156419634819031},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3791431188583374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3522185683250427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3323000371456146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33061790466308594},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2965589463710785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2303905487060547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1500412.1500415","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500415","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500415","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1500412.1500415","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500415","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500415","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2020668112.pdf","grobid_xml":"https://content.openalex.org/works/W2020668112.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1666015432","https://openalex.org/W1971395034","https://openalex.org/W1975483208","https://openalex.org/W1985869992","https://openalex.org/W1989890878","https://openalex.org/W2012522851","https://openalex.org/W2014274413","https://openalex.org/W2014778396","https://openalex.org/W2016966002","https://openalex.org/W2097774291","https://openalex.org/W2120542406","https://openalex.org/W2127980272","https://openalex.org/W2153580689","https://openalex.org/W2156894251","https://openalex.org/W2159135803","https://openalex.org/W2163929525","https://openalex.org/W4231130798","https://openalex.org/W4232479487","https://openalex.org/W4236392153","https://openalex.org/W4240791035","https://openalex.org/W4249573545","https://openalex.org/W4252993978","https://openalex.org/W4253783261","https://openalex.org/W6643942567","https://openalex.org/W6646761983","https://openalex.org/W6653701731","https://openalex.org/W6682928080","https://openalex.org/W6683466714"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W2742852324","https://openalex.org/W2743305891","https://openalex.org/W4321510758","https://openalex.org/W2165817382","https://openalex.org/W2223186343","https://openalex.org/W2036121598"],"abstract_inverted_index":{"The":[0,70,86],"VLSI":[1,19,43,58,72,84],"layout":[2,68,73],"system":[3,74,95],"is":[4,45,62,75],"suggested":[5],"as":[6],"a":[7],"practical":[8],"approach":[9],"for":[10],"solving":[11],"large":[12],"and":[13,34,88,100],"complex":[14],"problems":[15],"introduced":[16,25],"by":[17],"today's":[18],"technology.":[20],"Computer-based":[21],"design":[22,32,60,79],"aids":[23],"are":[24,27,104],"which":[26],"utilized":[28,46],"to":[29,35,47,77],"effectively":[30],"reduce":[31],"time":[33],"increase":[36],"product":[37],"quality.":[38],"A":[39],"hierarchical":[40,71],"description":[41],"of":[42,56,80,92],"circuits":[44],"partition":[48],"the":[49,57,78,93],"problem":[50],"into":[51],"manageable":[52],"tasks.":[53],"Each":[54],"phase":[55],"chip":[59],"cycle":[61],"discussed":[63],"with":[64],"special":[65],"emphasis":[66],"on":[67],"techniques.":[69],"applicable":[76],"\"semicustom\"":[81],"or":[82],"master-slice":[83],"circuits.":[85],"placement":[87,89],"optimization":[90,102],"portions":[91],"proposed":[94],"have":[96],"been":[97],"implemented.":[98],"Routing":[99],"routing":[101],"techniques":[103],"currently":[105],"being":[106],"developed.":[107]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}