{"id":"https://openalex.org/W3108700617","doi":"https://doi.org/10.1145/146628.140896","title":"Directory-based cache coherency protocol for a ring-connected multiprocessor-array","display_name":"Directory-based cache coherency protocol for a ring-connected multiprocessor-array","publication_year":1992,"publication_date":"1992-04-01","ids":{"openalex":"https://openalex.org/W3108700617","doi":"https://doi.org/10.1145/146628.140896","mag":"3108700617"},"language":"en","primary_location":{"id":"doi:10.1145/146628.140896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/146628.140896","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083337718","display_name":"Wisam Michael","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wisam Michael","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083337718"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.48193613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"2","first_page":"437","last_page":"437"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7930328845977783},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.7036632299423218},{"id":"https://openalex.org/keywords/point-to-point","display_name":"Point-to-point","score":0.6538606882095337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6006857752799988},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5816584229469299},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5785279273986816},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5670286417007446},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5596785545349121},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.4969172775745392},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4720105826854706},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.44993072748184204},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4439356327056885},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.41038239002227783},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3898466229438782},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3814679682254791},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3592495918273926},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26629337668418884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2632051110267639},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.25331783294677734},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.18474867939949036},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15304043889045715}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7930328845977783},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.7036632299423218},{"id":"https://openalex.org/C174440990","wikidata":"https://www.wikidata.org/wiki/Q681349","display_name":"Point-to-point","level":2,"score":0.6538606882095337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6006857752799988},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5816584229469299},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5785279273986816},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5670286417007446},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5596785545349121},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.4969172775745392},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4720105826854706},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.44993072748184204},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4439356327056885},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.41038239002227783},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3898466229438782},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3814679682254791},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3592495918273926},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26629337668418884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2632051110267639},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.25331783294677734},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.18474867939949036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15304043889045715},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/146628.140896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/146628.140896","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2290179447","https://openalex.org/W3139889547","https://openalex.org/W2123859627","https://openalex.org/W1993010599","https://openalex.org/W4253652482","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2147122795","https://openalex.org/W2167303720","https://openalex.org/W2046128376"],"abstract_inverted_index":{"The":[0],"main":[1],"goal":[2],"of":[3,68,110,116],"this":[4,27],"paper":[5],"is":[6],"to":[7,54,100,106],"demonstrate":[8],"that":[9],"a":[10,23,31,95],"multiporcessor":[11],"with":[12],"very":[13],"fast":[14],"point-to-point":[15],"interconnection":[16],"can":[17],"be":[18],"10":[19],"times":[20],"faster":[21],"than":[22],"bus-based":[24,96],"one.":[25],"In":[26],"work,":[28],"we":[29,75],"presented":[30,105],"two-dimensional":[32,97],"ring-connected":[33],"system":[34,92,98],"where":[35],"the":[36,55,60,63,65,69,72,81,90,101,108],"processing-nodes":[37],"are":[38],"arranged":[39],"in":[40],"rows":[41],"and":[42,44,48,71,93],"columns":[43],"interconnected":[45],"through":[46],"horizontal":[47],"vertical":[49],"unidirectional":[50],"64-bit":[51],"links":[52],"(similar":[53,99],"Illiac":[56],"4).":[57],"After":[58],"presenting":[59],"architecture":[61],"for":[62,80,89,94],"processing-nodes,":[64],"pipelined":[66],"feature":[67],"network":[70],"cache-coherency":[73],"protocol,":[74],"discussed":[76],"some":[77,86],"implementation":[78],"issues":[79],"system.":[82],"Using":[83],"trace-driven":[84],"simulation,":[85],"performance":[87],"results":[88],"new":[91],"Wisconsin":[102],"multicube)":[103],"were":[104],"show":[107],"superiority":[109],"using":[111],"point-to":[112],"point":[113],"interconnections":[114],"instead":[115],"buses.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}