{"id":"https://openalex.org/W3092577874","doi":"https://doi.org/10.1145/146628.140426","title":"A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation (abstract)","display_name":"A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation (abstract)","publication_year":1992,"publication_date":"1992-04-01","ids":{"openalex":"https://openalex.org/W3092577874","doi":"https://doi.org/10.1145/146628.140426","mag":"3092577874"},"language":"en","primary_location":{"id":"doi:10.1145/146628.140426","is_oa":true,"landing_page_url":"https://doi.org/10.1145/146628.140426","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/146628.140426","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/146628.140426","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034189643","display_name":"Ahmed Louri","orcid":"https://orcid.org/0000-0003-4262-6688"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ahmed Louri","raw_affiliation_strings":["","Department of Electrical and Computer Engineering University of A rizona"],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of A rizona","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048643341","display_name":"Hongki Sung","orcid":"https://orcid.org/0000-0002-3089-5947"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hongki Sung","raw_affiliation_strings":["","Department of Electrical and Computer Engineering University of A rizona"],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of A rizona","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034189643"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42159813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"2","first_page":"428","last_page":"428"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8815474510192871},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7916651964187622},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7387831807136536},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.5916063785552979},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.541214644908905},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5206360220909119},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5061711668968201},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.46087270975112915},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44268354773521423},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4307180643081665},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4263162314891815},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.42455318570137024},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34567344188690186},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20564404129981995},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1623559594154358},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06309926509857178}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8815474510192871},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7916651964187622},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7387831807136536},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.5916063785552979},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.541214644908905},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5206360220909119},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5061711668968201},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.46087270975112915},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44268354773521423},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4307180643081665},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4263162314891815},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.42455318570137024},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34567344188690186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20564404129981995},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1623559594154358},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06309926509857178},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/146628.140426","is_oa":true,"landing_page_url":"https://doi.org/10.1145/146628.140426","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/146628.140426","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/146628.140426","is_oa":true,"landing_page_url":"https://doi.org/10.1145/146628.140426","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/146628.140426","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3092577874.pdf","grobid_xml":"https://content.openalex.org/works/W3092577874.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W59945861","https://openalex.org/W2901114907","https://openalex.org/W2883898247","https://openalex.org/W2793275246","https://openalex.org/W2091058226","https://openalex.org/W2014073886","https://openalex.org/W2485976130","https://openalex.org/W2189041768","https://openalex.org/W2391744453","https://openalex.org/W1988075333"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,13,25,35],"novel":[3,26],"compiler-directed":[4,52,73],"cache":[5],"management":[6],"scheme":[7,19,45],"which":[8],"allows":[9],"parallel":[10],"invalidation":[11,70],"of":[12,15],"subset":[14],"array":[16],"elements.":[17],"The":[18],"limits":[20],"non-stale":[21],"data":[22],"invalidations":[23],"using":[24,34],"memory":[27],"allocation":[28],"technique.":[29],"Its":[30],"correctness":[31],"is":[32,40,76],"proved":[33],"flow":[36],"graph":[37],"model.":[38],"It":[39],"also":[41,77],"shown":[42],"that":[43],"the":[44,50],"provides":[46],"more":[47],"cacheability":[48],"than":[49],"previous":[51],"ones":[53],"and":[54],"has":[55],"lower":[56],"overhead":[57],"in":[58],"determining":[59],"read":[60],"hit":[61],"at":[62],"runtime.":[63],"A":[64],"new":[65],"performance":[66],"parameter":[67],"called":[68],"unwanted":[69],"ratio,":[71],"for":[72],"coherence":[74],"schemes":[75],"proposed.":[78]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}