{"id":"https://openalex.org/W2086487975","doi":"https://doi.org/10.1145/1465482.1465538","title":"Logical design of macromodules","display_name":"Logical design of macromodules","publication_year":1967,"publication_date":"1967-01-01","ids":{"openalex":"https://openalex.org/W2086487975","doi":"https://doi.org/10.1145/1465482.1465538","mag":"2086487975"},"language":"en","primary_location":{"id":"doi:10.1145/1465482.1465538","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1465482.1465538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS '67 (Spring)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067884347","display_name":"Mishell J. Stucki","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mishell J. Stucki","raw_affiliation_strings":["Washington University, St. Louis, Missouri","Washington University, St, Louis, Missouri"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington University, St. Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Washington University, St, Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110034596","display_name":"S. M. Ornstein","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Severo M. Ornstein","raw_affiliation_strings":["Washington University, St. Louis, Missouri","Washington University, St, Louis, Missouri"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington University, St. Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Washington University, St, Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073297989","display_name":"Wesley A. Clark","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wesley A. Clark","raw_affiliation_strings":["Washington University, St. Louis, Missouri","Washington University, St, Louis, Missouri"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington University, St. Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Washington University, St, Louis, Missouri","institution_ids":["https://openalex.org/I204465549"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5592,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.84659091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9672999978065491,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7329438328742981},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.6318638324737549},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5787876844406128},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5517067909240723},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.45541974902153015},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4518045485019684},{"id":"https://openalex.org/keywords/logical-conjunction","display_name":"Logical conjunction","score":0.4448012113571167},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44378262758255005},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4131765365600586},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38845106959342957},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2684585154056549},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17388412356376648},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16894906759262085}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7329438328742981},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.6318638324737549},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5787876844406128},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5517067909240723},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.45541974902153015},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4518045485019684},{"id":"https://openalex.org/C21847791","wikidata":"https://www.wikidata.org/wiki/Q191081","display_name":"Logical conjunction","level":2,"score":0.4448012113571167},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44378262758255005},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4131765365600586},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38845106959342957},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2684585154056549},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17388412356376648},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16894906759262085},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1465482.1465538","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1465482.1465538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS '67 (Spring)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1992206012","https://openalex.org/W2086285232"],"related_works":["https://openalex.org/W4250918063","https://openalex.org/W1984298705","https://openalex.org/W2100143502","https://openalex.org/W2018024219","https://openalex.org/W2052150137","https://openalex.org/W2091884618","https://openalex.org/W2033052409","https://openalex.org/W2100784827","https://openalex.org/W3215735912","https://openalex.org/W2171905200"],"abstract_inverted_index":{"The":[0,33,58,116],"macromodules":[1],"being":[2],"developed":[3],"at":[4],"Washington":[5],"University":[6],"are":[7,127,135],"logical":[8,34],"building":[9],"blocks":[10],"which":[11,46,55,104],"can":[12],"be":[13],"inserted":[14],"into":[15,112],"a":[16,113,152],"special":[17],"frame":[18],"and":[19,53,124,129,147],"inter-connected":[20],"by":[21],"standardized":[22],"cables":[23],"to":[24,49,64,95],"form":[25],"digital":[26],"computing":[27],"systems":[28],"of":[29,36,45,60,75,77,87,98,108,119,141],"any":[30],"desired":[31],"complexity.":[32],"design":[35,51,67,130,140],"these":[37],"modules":[38,103,111],"is":[39,63,93],"fraught":[40],"with":[41,151],"many":[42],"problems,":[43],"some":[44],"yield":[47],"easily":[48],"standard":[50],"techniques":[52],"others":[54],"do":[56],"not.":[57],"purpose":[59],"this":[61],"paper":[62,149],"present":[65,70,84],"the":[66,73,78,85,99,102,106,110,139,142,148,157],"approaches":[68,131,134],"in":[69,138,160],"use":[71],"for":[72],"handling":[74],"problems":[76],"latter":[79],"type.":[80],"Specifically,":[81],"rather":[82],"than":[83],"details":[86],"adders,":[88],"shifters,":[89],"registers,":[90],"etc.,":[91],"discussion":[92],"confined":[94],"those":[96],"aspects":[97],"logic":[100],"within":[101],"simplifies":[105],"job":[107],"assembling":[109],"working":[114],"system.":[115],"general":[117,154],"areas":[118],"asynchronous":[120],"control,":[121],"data":[122,144],"validation,":[123],"word-length":[125],"extension":[126],"discussed":[128],"presented.":[132],"These":[133],"then":[136],"illustrated":[137],"macromodular":[143],"transfer":[145],"operation,":[146],"concludes":[150],"few":[153],"comments":[155],"on":[156],"circuitry":[158],"now":[159],"use.":[161]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}