{"id":"https://openalex.org/W2058578953","doi":"https://doi.org/10.1145/1464291.1464301","title":"The system/semiconductor interface with complex integrated circuits","display_name":"The system/semiconductor interface with complex integrated circuits","publication_year":1966,"publication_date":"1966-01-01","ids":{"openalex":"https://openalex.org/W2058578953","doi":"https://doi.org/10.1145/1464291.1464301","mag":"2058578953"},"language":"en","primary_location":{"id":"doi:10.1145/1464291.1464301","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1464291.1464301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 7-10, 1966, fall joint computer conference on XX - AFIPS '66 (Fall)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077018245","display_name":"Wendell B. Sander","orcid":null},"institutions":[{"id":"https://openalex.org/I81844223","display_name":"Fairchild Semiconductor (United States)","ror":"https://ror.org/03yca1933","country_code":"US","type":"company","lineage":["https://openalex.org/I81844223"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wendell B. Sander","raw_affiliation_strings":["Fairchild Semiconductor, Research and Development Laboratory, Palo Alto, California","Fairchild Semiconductor, Research and Development Laboratory, Palo Alto, California#TAB#"],"affiliations":[{"raw_affiliation_string":"Fairchild Semiconductor, Research and Development Laboratory, Palo Alto, California","institution_ids":["https://openalex.org/I81844223"]},{"raw_affiliation_string":"Fairchild Semiconductor, Research and Development Laboratory, Palo Alto, California#TAB#","institution_ids":["https://openalex.org/I81844223"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077018245"],"corresponding_institution_ids":["https://openalex.org/I81844223"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21971967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.8996000289916992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.8996000289916992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8738999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8323000073432922,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6482760906219482},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.6186596155166626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5853257179260254},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.5711476802825928},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5473511219024658},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.5135354995727539},{"id":"https://openalex.org/keywords/semiconductor","display_name":"Semiconductor","score":0.4124060273170471},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27713584899902344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2749846577644348},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11371657252311707}],"concepts":[{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6482760906219482},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6186596155166626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5853257179260254},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.5711476802825928},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5473511219024658},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.5135354995727539},{"id":"https://openalex.org/C108225325","wikidata":"https://www.wikidata.org/wiki/Q11456","display_name":"Semiconductor","level":2,"score":0.4124060273170471},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27713584899902344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2749846577644348},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11371657252311707},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1464291.1464301","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1464291.1464301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 7-10, 1966, fall joint computer conference on XX - AFIPS '66 (Fall)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1993225874","https://openalex.org/W2092469388"],"related_works":["https://openalex.org/W2082914599","https://openalex.org/W2756570351","https://openalex.org/W4211139140","https://openalex.org/W2007805353","https://openalex.org/W3032711347","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W1849713424","https://openalex.org/W4386021186","https://openalex.org/W2092166371"],"abstract_inverted_index":{"Batch-fabrication":[0],"techniques":[1],"in":[2,21,46,68],"thin":[3],"film,":[4],"cryogenic":[5],"and":[6],"semiconductor":[7],"technologies":[8],"have":[9],"been":[10,37],"recognized":[11],"for":[12],"some":[13],"time":[14],"as":[15,73],"potentially":[16],"having":[17],"a":[18],"dramatic":[19],"impact":[20],"computing":[22],"systems,":[23],"but":[24],"the":[25,41,52,61,74],"problem":[26],"of":[27,44,55,63,65],"how":[28],"to":[29,33],"translate":[30],"batch-fabrication":[31],"technology":[32],"advanced":[34],"systems":[35],"has":[36],"brought":[38],"home":[39],"by":[40],"recent":[42],"flurry":[43],"activity":[45],"high":[47],"complexity":[48,70],"integrated":[49,77],"circuits.":[50],"In":[51],"classic":[53],"tradition":[54],"keeping":[56],"all":[57],"existing":[58],"computers":[59,79],"obsolete,":[60],"emergence":[62],"orders":[64],"magnitude":[66],"increase":[67],"device":[69],"comes":[71],"just":[72],"earliest":[75],"conventional":[76],"circuit":[78],"are":[80],"available.":[81]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}