{"id":"https://openalex.org/W2046795308","doi":"https://doi.org/10.1145/1450135.1450189","title":"Slack analysis in the system design loop","display_name":"Slack analysis in the system design loop","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2046795308","doi":"https://doi.org/10.1145/1450135.1450189","mag":"2046795308"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450189","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035738831","display_name":"Girish Venkataramani","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Girish Venkataramani","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056068651","display_name":"Seth Copen Goldstein","orcid":"https://orcid.org/0000-0003-1512-0446"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seth C. Goldstein","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035738831"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06358167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7046196460723877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6852673888206482},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6176189184188843},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5830561518669128},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5750001072883606},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4935265779495239},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.468507319688797},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.43764442205429077},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36704781651496887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23255500197410583},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11866137385368347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11014887690544128}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7046196460723877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6852673888206482},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6176189184188843},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5830561518669128},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5750001072883606},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4935265779495239},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.468507319688797},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.43764442205429077},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36704781651496887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23255500197410583},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11866137385368347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11014887690544128},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1450135.1450189","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1513593262","https://openalex.org/W1829133288","https://openalex.org/W1983093080","https://openalex.org/W1991801986","https://openalex.org/W2054652902","https://openalex.org/W2102326977","https://openalex.org/W2102718251","https://openalex.org/W2104205789","https://openalex.org/W2113576345","https://openalex.org/W2114067856","https://openalex.org/W2117199292","https://openalex.org/W2117285153","https://openalex.org/W2123196056","https://openalex.org/W2150361272","https://openalex.org/W2151174323","https://openalex.org/W2156848920","https://openalex.org/W2160160584","https://openalex.org/W2161491771","https://openalex.org/W2164066430","https://openalex.org/W2166879531","https://openalex.org/W2293374899","https://openalex.org/W3150838188","https://openalex.org/W4236743822","https://openalex.org/W4401149251"],"related_works":["https://openalex.org/W1569705806","https://openalex.org/W3168383044","https://openalex.org/W2237711431","https://openalex.org/W2409361203","https://openalex.org/W2016926482","https://openalex.org/W2129671278","https://openalex.org/W2135304146","https://openalex.org/W3147044877","https://openalex.org/W2545414197","https://openalex.org/W2046795308"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,38,44,116,127],"system-level":[3,13],"technique":[4,17,108],"to":[5,20,59,106,126],"analyze":[6],"the":[7,23,29,31,33,50,55,60,70,93,113],"impact":[8],"of":[9,57,62,103,129],"design":[10,24,30,51,81,120],"optimizations":[11],"on":[12,54,69],"timing":[14,40],"dependencies.":[15],"This":[16,87],"enables":[18],"us":[19],"speed":[21],"up":[22],"cycle":[25,121],"by":[26,79],"substituting,":[27],"in":[28,92,118],"loop,":[32],"time-consuming":[34],"simulation":[35],"step":[36],"with":[37],"fast":[39],"update":[41,65],"routine.":[42],"As":[43],"result,":[45],"we":[46],"can":[47,76],"significantly":[48],"reduce":[49],"time":[52,122],"from":[53,123],"order":[56,61],"hours/days":[58],"seconds/minutes.":[63],"The":[64],"algorithm":[66,88],"is":[67,109,115],"defined":[68],"Transaction":[71],"Level":[72],"Model":[73],"(TLM)":[74],"and":[75,96],"be":[77],"used":[78],"any":[80,101],"flow":[82],"that":[83,100],"invokes":[84],"TLM-based":[85],"optimizations.":[86],"has":[89],"linear-time":[90],"complexity":[91],"program":[94],"size":[95],"experimental":[97],"results":[98],"indicate":[99],"loss":[102],"accuracy":[104],"due":[105],"this":[107],"negligible":[110],"(<":[111],"\u00b11%);":[112],"benefit":[114],"reduction":[117],"total":[119],"several":[124],"hours":[125],"matter":[128],"seconds.":[130]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}