{"id":"https://openalex.org/W2125944792","doi":"https://doi.org/10.1145/1450135.1450183","title":"Distributed flit-buffer flow control for networks-on-chip","display_name":"Distributed flit-buffer flow control for networks-on-chip","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2125944792","doi":"https://doi.org/10.1145/1450135.1450183","mag":"2125944792"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051658680","display_name":"Nicola Concer","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nicola Concer","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043023102","display_name":"Michele Petracca","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michele Petracca","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051658680"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":2.6682,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91048635,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8141179084777832},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7423598766326904},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5897959470748901},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4419270157814026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4338514804840088},{"id":"https://openalex.org/keywords/flow-control","display_name":"Flow control (data)","score":0.43244698643684387},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4281521439552307},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4209575355052948},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41797545552253723},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4164383113384247},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.36003363132476807},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3310350477695465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8141179084777832},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7423598766326904},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5897959470748901},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4419270157814026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4338514804840088},{"id":"https://openalex.org/C186766456","wikidata":"https://www.wikidata.org/wiki/Q612457","display_name":"Flow control (data)","level":2,"score":0.43244698643684387},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4281521439552307},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4209575355052948},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41797545552253723},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4164383113384247},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.36003363132476807},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3310350477695465}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1450135.1450183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.330.2020","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.330.2020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www1.cs.columbia.edu/~luca/research/nocCODES_ISSS08.pdf","raw_type":"text"},{"id":"pmh:oai:porto.polito.it:1846704","is_oa":false,"landing_page_url":"http://porto.polito.it/1846704/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W158240323","https://openalex.org/W1481733864","https://openalex.org/W1501077214","https://openalex.org/W1561157983","https://openalex.org/W1985722570","https://openalex.org/W1999823427","https://openalex.org/W2086669884","https://openalex.org/W2090190382","https://openalex.org/W2099190567","https://openalex.org/W2100720925","https://openalex.org/W2113615756","https://openalex.org/W2118961575","https://openalex.org/W2123184444","https://openalex.org/W2138034360","https://openalex.org/W2155131052","https://openalex.org/W2156475585","https://openalex.org/W2157629805","https://openalex.org/W2160642395","https://openalex.org/W2169049905","https://openalex.org/W2171755341","https://openalex.org/W2171825402","https://openalex.org/W2540500304"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"The":[0],"combination":[1,63],"of":[2,36,57,64,68,77,93,110,124,165,176],"flit-buffer":[3,69],"flow":[4,70],"control":[5,71],"methods":[6,72],"and":[7,39,73,84,91,107,113,128,144,152],"latency-insensitive":[8],"protocols":[9],"is":[10],"an":[11],"effective":[12],"solution":[13],"for":[14,100,115,139,192],"networks-on-chip":[15],"(NoC).":[16],"Since":[17],"they":[18],"both":[19],"rely":[20],"on":[21,82,148,208],"backpressure,":[22],"the":[23,40,62,89,94,104,111,163,166,174,180,188,209],"two":[24,74,95,140],"techniques":[25],"are":[26],"easy":[27],"to":[28,42,132,169,203],"combine":[29],"while":[30],"offering":[31],"complementary":[32],"advantages:":[33],"low":[34],"complexity":[35],"router":[37,167],"design":[38,106,159,190],"ability":[41],"cope":[43],"with":[44,173],"long":[45],"communication":[46],"channels":[47],"via":[48],"automatic":[49],"wire":[50],"pipelining.":[51],"We":[52,87],"study":[53],"various":[54,137,145],"alternative":[55,98],"implementations":[56,99],"this":[58],"idea":[59],"by":[60,102],"considering":[61],"three":[65],"different":[66,75,116],"types":[67],"classes":[76],"channel":[78,117],"repeaters":[79,112],"(based":[80],"respectively":[81],"flip-flops":[83],"relay":[85],"stations).":[86],"characterize":[88],"area":[90],"performance":[92],"most":[96],"promising":[97],"NoCs":[101],"completing":[103],"RTL":[105],"logic":[108],"synthesis":[109],"routers":[114],"parallelisms.":[118],"Finally,":[119],"we":[120,129,155],"derive":[121],"high-level":[122],"abstractions":[123],"our":[125,149],"circuit":[126],"designs":[127],"use":[130],"them":[131],"perform":[133],"system-level":[134],"simulations":[135],"under":[136],"scenarios":[138],"distinct":[141],"NoC":[142,158],"topologies":[143],"applications.":[146],"Based":[147],"comparative":[150],"analysis":[151],"experimental":[153],"results,":[154],"propose":[156],"a":[157,170,205],"approach":[160,183],"that":[161,199],"combines":[162],"reduction":[164],"queues":[168],"minimum":[171],"size":[172],"distribution":[175],"flit":[177],"buffering":[178],"onto":[179],"channels.":[181],"This":[182],"provides":[184],"precious":[185],"flexibility":[186],"during":[187],"physical":[189],"phase":[191],"many":[193],"NoCs,":[194],"particularly":[195],"in":[196],"those":[197],"systems-on-chip":[198],"must":[200],"be":[201],"designed":[202],"meet":[204],"tight":[206],"constraint":[207],"target":[210],"clock":[211],"frequency.":[212]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}