{"id":"https://openalex.org/W2112383202","doi":"https://doi.org/10.1145/1450135.1450171","title":"Don't forget memories","display_name":"Don't forget memories","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2112383202","doi":"https://doi.org/10.1145/1450135.1450171","mag":"2112383202"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450171","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089654888","display_name":"David Sheldon","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Sheldon","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089654888"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.09722655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8940534591674805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8405271768569946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7366402745246887},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5816456079483032},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.536310076713562},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.512082576751709},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5117356777191162},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5110946297645569},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5016992092132568},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.48698291182518005},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46516159176826477},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.43784651160240173},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4059599041938782},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35316479206085205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28656744956970215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15900841355323792},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.1505698263645172},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1208639144897461},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07700550556182861},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07083964347839355}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8940534591674805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8405271768569946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7366402745246887},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5816456079483032},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.536310076713562},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.512082576751709},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5117356777191162},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5110946297645569},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5016992092132568},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.48698291182518005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46516159176826477},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.43784651160240173},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4059599041938782},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35316479206085205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28656744956970215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15900841355323792},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.1505698263645172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1208639144897461},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07700550556182861},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07083964347839355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1450135.1450171","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1514336338","https://openalex.org/W1520737201","https://openalex.org/W1931987324","https://openalex.org/W1941538240","https://openalex.org/W2002752493","https://openalex.org/W2029541370","https://openalex.org/W2048845789","https://openalex.org/W2111721717","https://openalex.org/W2152362440","https://openalex.org/W2161754620","https://openalex.org/W2165081508","https://openalex.org/W2168387363","https://openalex.org/W2171775842","https://openalex.org/W7018440884"],"related_works":["https://openalex.org/W2183559057","https://openalex.org/W2014165129","https://openalex.org/W4229881013","https://openalex.org/W8358306","https://openalex.org/W2526362253","https://openalex.org/W2216584887","https://openalex.org/W309165247","https://openalex.org/W2197466303","https://openalex.org/W2046817858","https://openalex.org/W1972395546"],"abstract_inverted_index":{"Modern":[0],"embedded":[1],"compute":[2],"platforms":[3],"increasingly":[4],"contain":[5],"both":[6],"microprocessors":[7],"and":[8,76,106,123,134,157,181],"field-programmable":[9],"gate":[10],"arrays":[11],"(FPGAs).":[12],"The":[13,61,88,112,139],"FPGAs":[14,173],"may":[15,163],"implement":[16],"accelerators":[17],"or":[18],"other":[19,158],"circuits":[20,26,36,171,183],"to":[21,59,94,109,126],"speedup":[22],"performance.":[23],"Many":[24],"such":[25],"have":[27],"been":[28],"previously":[29],"designed":[30,78],"for":[31,42,79,86,172,184],"acceleration":[32],"via":[33],"application-specific":[34],"integrated":[35],"(ASICs).":[37],"Redesigning":[38],"an":[39],"ASIC":[40,80,170],"circuit":[41,68,84,114],"FPGA":[43],"implementation":[44],"involves":[45,63],"several":[46],"challenges.":[47],"We":[48],"describe":[49],"a":[50,55,65,72,83,95,130,135],"case":[51,159],"study":[52,62],"that":[53,165],"highlights":[54],"common":[56],"challenge":[57],"related":[58],"memories.":[60],"converting":[64],"pattern":[66],"counting":[67],"architecture,":[69],"based":[70],"on":[71],"pipelined":[73],"binary":[74],"tree":[75],"originally":[77],"implementation,":[81],"into":[82,145],"suitable":[85],"FPGAs.":[87,185],"original":[89],"ASIC-oriented":[90],"circuit,":[91],"when":[92],"mapped":[93],"Spartan":[96],"3e":[97],"FPGA,":[98],"could":[99,115],"process":[100,117],"10":[101],"million":[102,119],"patterns":[103,120,162],"per":[104,121],"second":[105,122],"handle":[107,124],"up":[108,125],"4,096":[110],"patterns.":[111],"redesigned":[113],"instead":[116],"100":[118],"32,768":[127],"patterns,":[128],"representing":[129],"10x":[131],"performance":[132],"improvement":[133],"4x":[136],"utilization":[137],"improvement.":[138],"redesign":[140],"involved":[141],"partitioning":[142],"large":[143],"memories":[144],"smaller":[146],"ones":[147],"at":[148],"the":[149],"expense":[150],"of":[151],"redundant":[152],"control":[153],"logic.":[154],"Through":[155],"this":[156],"studies,":[160],"design":[161],"emerge":[164],"aid":[166],"designers":[167],"in":[168,177],"redesigning":[169],"as":[174,176],"well":[175],"building":[178],"new":[179],"high-performance":[180],"efficient":[182]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}