{"id":"https://openalex.org/W2086004651","doi":"https://doi.org/10.1145/1330598.1330730","title":"A VHDL training model of a processor","display_name":"A VHDL training model of a processor","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2086004651","doi":"https://doi.org/10.1145/1330598.1330730","mag":"2086004651"},"language":"en","primary_location":{"id":"doi:10.1145/1330598.1330730","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1330598.1330730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Computer systems and technologies  - CompSysTech '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088939011","display_name":"Nikolay Kostadinov","orcid":"https://orcid.org/0009-0009-4588-8078"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Nikolay Kostadinov","raw_affiliation_strings":["University of Rousse"],"affiliations":[{"raw_affiliation_string":"University of Rousse","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Anelia Ivanova","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anelia Ivanova","raw_affiliation_strings":["University of Rousse"],"affiliations":[{"raw_affiliation_string":"University of Rousse","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088939011"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5932,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74356789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.9094573259353638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588546276092529},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7340065240859985},{"id":"https://openalex.org/keywords/macrocell","display_name":"Macrocell","score":0.6569256782531738},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.541603684425354},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5026662349700928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49052685499191284},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43830782175064087},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43468227982521057},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4127550721168518},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2777279317378998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1668439507484436},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16079923510551453}],"concepts":[{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.9094573259353638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588546276092529},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7340065240859985},{"id":"https://openalex.org/C2778291847","wikidata":"https://www.wikidata.org/wiki/Q1163937","display_name":"Macrocell","level":3,"score":0.6569256782531738},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.541603684425354},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5026662349700928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49052685499191284},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43830782175064087},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43468227982521057},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4127550721168518},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2777279317378998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1668439507484436},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16079923510551453},{"id":"https://openalex.org/C68649174","wikidata":"https://www.wikidata.org/wiki/Q1379116","display_name":"Base station","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1330598.1330730","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1330598.1330730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Computer systems and technologies  - CompSysTech '07","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2350328833","https://openalex.org/W1580934452","https://openalex.org/W2350132291","https://openalex.org/W2348815227","https://openalex.org/W2370368680","https://openalex.org/W2383779323","https://openalex.org/W2371720665","https://openalex.org/W2912509189","https://openalex.org/W2378933532","https://openalex.org/W2354189718"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,7,18,29,46,53,71],"training":[4],"model":[5,35],"of":[6,45,61,91],"processor":[8,16,47,74],"and":[9,22,50,65,78,86],"its":[10],"CPLD":[11,85],"implementation":[12,51],"are":[13],"presented.":[14],"The":[15,33,73],"has":[17,75],"simplified":[19],"instruction":[20],"set":[21],"architecture":[23],"in":[24,38,52,88],"order":[25],"to":[26,40],"fit":[27],"into":[28],"256":[30],"macrocell":[31],"CPLD.":[32],"described":[34],"helps":[36],"students":[37],"computing":[39],"familiarize":[41],"practically":[42],"with":[43,67],"functioning":[44],"through":[48],"simulation":[49],"programmable":[54],"logic":[55],"device,":[56],"as":[57,59],"well":[58],"development":[60],"their":[62],"own":[63],"instructions":[64],"experiments":[66],"signal":[68],"flow":[69],"within":[70],"processor.":[72],"been":[76],"simulated":[77],"synthesized":[79],"for":[80],"the":[81,89,92],"Xilinx":[82],"XC2C256":[83],"CoolRunner-II":[84],"tested":[87],"environment":[90],"Starter":[93],"Kit":[94],"XC2-XL.":[95]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}