{"id":"https://openalex.org/W2134820625","doi":"https://doi.org/10.1145/1289927.1289940","title":"Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip","display_name":"Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2134820625","doi":"https://doi.org/10.1145/1289927.1289940","mag":"2134820625"},"language":"en","primary_location":{"id":"doi:10.1145/1289927.1289940","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289927.1289940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th ACM & IEEE international conference on Embedded software  - EMSOFT '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077636958","display_name":"Emiliano Dolif","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Emiliano Dolif","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027645414","display_name":"Michele Lombardi","orcid":"https://orcid.org/0000-0003-4709-8888"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Lombardi","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062549550","display_name":"Martino Ruggiero","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Martino Ruggiero","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071259603","display_name":"Michela Milano","orcid":"https://orcid.org/0000-0001-7379-1411"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michela Milano","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5077636958"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.273,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81867764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8476210832595825},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6324759125709534},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5903523564338684},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5782241821289062},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3394133150577545},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.21624630689620972},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.2083195447921753}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8476210832595825},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6324759125709534},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5903523564338684},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5782241821289062},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3394133150577545},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.21624630689620972},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.2083195447921753},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1289927.1289940","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289927.1289940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th ACM & IEEE international conference on Embedded software  - EMSOFT '07","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.92.3571","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.92.3571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek07/emsoft/p47.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/50014","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/50014","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W266633353","https://openalex.org/W1235050938","https://openalex.org/W1483563708","https://openalex.org/W1493154510","https://openalex.org/W1503117285","https://openalex.org/W1573298811","https://openalex.org/W1575732703","https://openalex.org/W1582450315","https://openalex.org/W1583432580","https://openalex.org/W1752785500","https://openalex.org/W1828344819","https://openalex.org/W1975387421","https://openalex.org/W1980310053","https://openalex.org/W2017305629","https://openalex.org/W2017411673","https://openalex.org/W2097731353","https://openalex.org/W2099414645","https://openalex.org/W2100387313","https://openalex.org/W2102009126","https://openalex.org/W2108309077","https://openalex.org/W2109195895","https://openalex.org/W2111841360","https://openalex.org/W2113532306","https://openalex.org/W2113870209","https://openalex.org/W2123534531","https://openalex.org/W2131900104","https://openalex.org/W2137991591","https://openalex.org/W2162348754","https://openalex.org/W3122281388"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2348165886","https://openalex.org/W1862215007","https://openalex.org/W2003657881","https://openalex.org/W1591980797","https://openalex.org/W1985673483","https://openalex.org/W2103021426","https://openalex.org/W951937346","https://openalex.org/W1985775997","https://openalex.org/W1982120363"],"abstract_inverted_index":{"The":[0,48,66,106,122,174,228],"increasing":[1],"levels":[2],"of":[3,20,50,69,95,125,138,150,177,183,192],"system":[4,63,96],"integration":[5],"in":[6,59,130,134],"Multi-Processor":[7,198],"System-on-Chips":[8],"(MPSoCs)":[9],"emphasize":[10],"the":[11,126,131,135,139,142,151,157,163,168,181,190,221],"need":[12],"for":[13,17,33,162,171,189],"new":[14],"design":[15],"flows":[16],"efficient":[18,110],"mapping":[19],"multi-task":[21,208],"applications":[22,38,196,209],"onto":[23,197],"hardware":[24],"platforms.":[25],"Even":[26],"though":[27],"data-flow":[28],"graphs":[29,46,56],"are":[30],"often":[31],"used":[32,86],"pure":[34],"data-streaming,":[35],"many":[36],"realistic":[37],"can":[39,205,218],"only":[40],"be":[41],"specified":[42],"as":[43,236,241,243],"conditional":[44,54,172,193],"task":[45,55,158,194,237],"(CTG).":[47],"problem":[49,120],"allocating":[51],"and":[52,77,98,102,111,116,133,187,217,239,249],"scheduling":[53,78,117,136,164],"on":[57,119,156,213],"processors":[58],"a":[60,73,184,214],"distributed":[61],"real-time":[62],"is":[64,72,85,180],"NP-hard.":[65],"first":[67],"contribution":[68,176],"this":[70,178],"paper":[71,179],"complete":[74],"stochastic":[75,152],"allocation":[76,115,132,238],"framework,":[79],"where":[80],"an":[81,109,146],"MPSoC":[82],"virtual":[83],"platform":[84],"to":[87,114],"accurately":[88],"derive":[89],"input":[90],"parameters,":[91],"validate":[92],"abstract":[93],"models":[94],"components":[97],"assess":[99],"constraint":[100,170],"satisfaction":[101],"objective":[103,153],"function":[104,154],"optimization.":[105],"optimizer":[107],"implements":[108],"exact":[112,147],"approach":[113,127],"based":[118,155],"decomposition.":[121],"original":[123],"contributions":[124],"appear":[128],"both":[129],"part":[137,165],"optimizer.":[140,227],"For":[141],"first,":[143],"we":[144,166],"propose":[145],"analytic":[148],"formulation":[149],"graph":[159,195],"analysis,":[160],"while":[161],"extend":[167],"timetable":[169],"activities.":[173],"second":[175],"introduction":[182],"software":[185],"library":[186,202],"API":[188],"deployment":[191],"System-on-Chips.":[199],"With":[200],"our":[201,226],"support,":[203],"programmers":[204],"quickly":[206],"develop":[207],"which":[210],"will":[211],"run":[212],"multi-core":[215],"architecture":[216],"easily":[219],"apply":[220],"optimal":[222],"solution":[223],"found":[224],"by":[225],"proposed":[229],"programming":[230],"support":[231],"manages":[232],"OS-level":[233],"issues,":[234,245],"such":[235],"scheduling,":[240],"well":[242],"task-level":[244],"like":[246],"inter-task":[247],"communication":[248],"synchronization.":[250]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}