{"id":"https://openalex.org/W2147010871","doi":"https://doi.org/10.1145/1289816.1289870","title":"Performance analysis and design space exploration for high-end biomedical applications","display_name":"Performance analysis and design space exploration for high-end biomedical applications","publication_year":2007,"publication_date":"2007-09-30","ids":{"openalex":"https://openalex.org/W2147010871","doi":"https://doi.org/10.1145/1289816.1289870","mag":"2147010871"},"language":"en","primary_location":{"id":"doi:10.1145/1289816.1289870","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071123184","display_name":"Iyad Al Khatib","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Iyad Al Khatib","raw_affiliation_strings":["Royal Institute of Technology (KTH), Stockholm, Sweden","[Royal Institute of Technology (KTH) , Stockholm, Sweden]"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[Royal Institute of Technology (KTH) , Stockholm, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["Royal Institute of Technology (KTH), Stockholm, Sweden","[Royal Institute of Technology (KTH) , Stockholm, Sweden]"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[Royal Institute of Technology (KTH) , Stockholm, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna, Bologna, Italy","DEIS/University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS/University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071123184"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":1.5833,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84590914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8113410472869873},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.773755669593811},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7616369724273682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6681190133094788},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.6026175618171692},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5627658367156982},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5217293500900269},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5199052691459656},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.46046894788742065},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.44015151262283325},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1473439633846283}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8113410472869873},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.773755669593811},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7616369724273682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6681190133094788},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.6026175618171692},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5627658367156982},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5217293500900269},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5199052691459656},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.46046894788742065},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.44015151262283325},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1473439633846283},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1289816.1289870","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/472270","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/472270","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W63306999","https://openalex.org/W196064494","https://openalex.org/W601470542","https://openalex.org/W1540926924","https://openalex.org/W1636782659","https://openalex.org/W1989841622","https://openalex.org/W2046263591","https://openalex.org/W2052504859","https://openalex.org/W2105036107","https://openalex.org/W2111841360","https://openalex.org/W2111919017","https://openalex.org/W2114118161","https://openalex.org/W2132546479","https://openalex.org/W2142773463","https://openalex.org/W2160831629","https://openalex.org/W2162273778","https://openalex.org/W2535177234"],"related_works":["https://openalex.org/W224130082","https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"High-end":[0],"biomedical":[1],"applications":[2],"are":[3],"a":[4,25],"good":[5],"target":[6],"for":[7,52,73],"specific-purpose":[8],"system-on-chip":[9,56],"(SoC)":[10],"implementations.":[11],"Human":[12],"heart":[13],"electrocardiogram":[14],"(ECG)":[15],"real-time":[16,37,112],"monitoring":[17],"and":[18,45],"analysis":[19,38,50],"is":[20,60,69],"an":[21,87],"immediate":[22],"example":[23],"with":[24],"large":[26],"potential":[27],"market.":[28],"Today,":[29],"the":[30,47,64,79,96,109],"lack":[31],"of":[32,40,49,66,95,111],"scalable":[33,83],"hardware":[34],"platforms":[35],"limits":[36],"capabilities":[39],"most":[41],"portable":[42,75],"ECG":[43,113],"analyzers,":[44],"prevents":[46],"upgrade":[48],"algorithms":[51],"better":[53],"accuracy.":[54],"Multiprocessor":[55],"(MPSoC)":[57],"technology,":[58],"which":[59],"becoming":[61,70],"main-stream":[62],"in":[63],"domain":[65],"high-performance":[67],"microprocessors,":[68],"attractive":[71],"even":[72],"power-constrained":[74],"applications,":[76],"due":[77],"to":[78,81,102,107],"capability":[80],"provide":[82],"computation":[84],"horsepower":[85],"at":[86],"affordable":[88],"power":[89],"cost.":[90],"This":[91],"paper":[92],"illustrates":[93],"one":[94],"first":[97],"comprehensive":[98],"HW/SW":[99],"exploration":[100],"frameworks":[101],"fully":[103],"exploit":[104],"MPSoC":[105],"technology":[106],"improve":[108],"quality":[110],"analysis.":[114]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}