{"id":"https://openalex.org/W2124422907","doi":"https://doi.org/10.1145/1176254.1176307","title":"Heterogeneous multiprocessor implementations for JPEG:","display_name":"Heterogeneous multiprocessor implementations for JPEG:","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2124422907","doi":"https://doi.org/10.1145/1176254.1176307","mag":"2124422907"},"language":"en","primary_location":{"id":"doi:10.1145/1176254.1176307","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028179667","display_name":"Seng Lin Shee","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Seng Lin Shee","raw_affiliation_strings":["The University of New South Wales, Sydney, NSW, Australia","The University of New South Wales , Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"The University of New South Wales , Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082825840","display_name":"Andrea Erdos","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Andrea Erdos","raw_affiliation_strings":["The University of New South Wales, Sydney, NSW, Australia","The University of New South Wales , Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"The University of New South Wales , Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["The University of New South Wales, Sydney, NSW, Australia","The University of New South Wales , Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"The University of New South Wales , Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028179667"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":3.0661,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.91197966,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"35","issue":null,"first_page":"217","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7905610799789429},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.722686231136322},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6725825071334839},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.5975344777107239},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5261948704719543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48703819513320923},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4759996831417084},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2768678665161133},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.19093859195709229},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17816653847694397}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7905610799789429},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.722686231136322},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6725825071334839},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.5975344777107239},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5261948704719543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48703819513320923},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4759996831417084},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2768678665161133},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.19093859195709229},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17816653847694397}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1176254.1176307","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W109683945","https://openalex.org/W1522752055","https://openalex.org/W1525474055","https://openalex.org/W1555915743","https://openalex.org/W1575732703","https://openalex.org/W1923615342","https://openalex.org/W2103990427","https://openalex.org/W2108946077","https://openalex.org/W2124084473","https://openalex.org/W2137845679","https://openalex.org/W2140130374","https://openalex.org/W2142524277","https://openalex.org/W2145484487","https://openalex.org/W2159283580","https://openalex.org/W2161506228","https://openalex.org/W2169631713","https://openalex.org/W2542693654","https://openalex.org/W2723583030","https://openalex.org/W6604412399"],"related_works":["https://openalex.org/W1517776641","https://openalex.org/W99192079","https://openalex.org/W300950598","https://openalex.org/W2283291034","https://openalex.org/W2104603305","https://openalex.org/W2462936459","https://openalex.org/W2105876736","https://openalex.org/W2063727421","https://openalex.org/W4214540596","https://openalex.org/W2124422907"],"abstract_inverted_index":{"Heteregenous":[0],"multiprocessor":[1],"SoCs":[2],"are":[3],"becoming":[4],"a":[5,47,52,101],"reality,":[6],"largely":[7],"due":[8],"to":[9,31,42,82,90,98],"the":[10,26,34],"abundance":[11],"of":[12,28,87,96,109],"transistors,":[13],"intellectual":[14],"property":[15],"cores":[16,30],"and":[17,50],"powerful":[18],"design":[19],"tools.":[20],"In":[21],"this":[22,44,71],"project,":[23],"we":[24],"explore":[25],"use":[27],"multiple":[29],"speed":[32,94],"up":[33,81,97],"JPEG":[35],"compression":[36],"algorithm.":[37],"We":[38,66,92],"show":[39,67],"two":[40],"methods":[41],"parallelize":[43],"algorithm:":[45],"one,":[46],"master-slave":[48],"model;":[49],"two,":[51],"pipeline":[53],"model.":[54],"The":[55],"systems":[56],"were":[57],"implemented":[58],"using":[59],"Tensilica's":[60],"Xtensa":[61],"LX":[62],"processors":[63,84],"with":[64,70,80,85,100,105],"queues.":[65],"that":[68],"even":[69],"relatively":[72],"simple":[73],"application,":[74],"parallelization":[75],"can":[76],"be":[77],"carried":[78],"out":[79],"nine":[83],"utilization":[86],"between":[88],"50%":[89],"80%.":[91],"obtained":[93],"ups":[95],"4.6X":[99],"seven":[102],"core":[103],"system":[104],"an":[106],"area":[107],"increase":[108],"3.1X.":[110]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}