{"id":"https://openalex.org/W1980362666","doi":"https://doi.org/10.1145/1120725.1120981","title":"Automatic synthesis and scheduling of multirate DSP algorithms","display_name":"Automatic synthesis and scheduling of multirate DSP algorithms","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1980362666","doi":"https://doi.org/10.1145/1120725.1120981","mag":"1980362666"},"language":"en","primary_location":{"id":"doi:10.1145/1120725.1120981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042169991","display_name":"Yi Ying","orcid":"https://orcid.org/0000-0002-8658-3838"},"institutions":[{"id":"https://openalex.org/I185658715","display_name":"Universities UK","ror":"https://ror.org/00mmfs450","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I185658715"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ying Yi","raw_affiliation_strings":["Sch. of Eng. & Electron., Edinburgh Univ., UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Eng. & Electron., Edinburgh Univ., UK","institution_ids":["https://openalex.org/I185658715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111954437","display_name":"Mark Milward","orcid":null},"institutions":[{"id":"https://openalex.org/I185658715","display_name":"Universities UK","ror":"https://ror.org/00mmfs450","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I185658715"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mark Milward","raw_affiliation_strings":["Sch. of Eng. & Electron., Edinburgh Univ., UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Eng. & Electron., Edinburgh Univ., UK","institution_ids":["https://openalex.org/I185658715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035104014","display_name":"S. Khawam","orcid":null},"institutions":[{"id":"https://openalex.org/I185658715","display_name":"Universities UK","ror":"https://ror.org/00mmfs450","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I185658715"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sami Khawam","raw_affiliation_strings":["Sch. of Eng. & Electron., Edinburgh Univ., UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Eng. & Electron., Edinburgh Univ., UK","institution_ids":["https://openalex.org/I185658715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077233324","display_name":"Ioannis Nousias","orcid":null},"institutions":[{"id":"https://openalex.org/I185658715","display_name":"Universities UK","ror":"https://ror.org/00mmfs450","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I185658715"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ioannis Nousias","raw_affiliation_strings":["Sch. of Eng. & Electron., Edinburgh Univ., UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Eng. & Electron., Edinburgh Univ., UK","institution_ids":["https://openalex.org/I185658715"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103755520","display_name":"Tughrul Arslan","orcid":null},"institutions":[{"id":"https://openalex.org/I185658715","display_name":"Universities UK","ror":"https://ror.org/00mmfs450","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I185658715"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tughrul Arslan","raw_affiliation_strings":["Sch. of Eng. & Electron., Edinburgh Univ., UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Eng. & Electron., Edinburgh Univ., UK","institution_ids":["https://openalex.org/I185658715"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042169991"],"corresponding_institution_ids":["https://openalex.org/I185658715"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12337796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"635","last_page":"635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7532213926315308},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6335484385490417},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.527155339717865},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4614950120449066},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40883028507232666},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38032686710357666},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15789198875427246},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1263604760169983},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09989163279533386},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07623803615570068}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7532213926315308},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6335484385490417},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.527155339717865},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4614950120449066},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40883028507232666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38032686710357666},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15789198875427246},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1263604760169983},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09989163279533386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07623803615570068},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1120725.1120981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 conference on Asia South Pacific design automation  - ASP-DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.120.8439","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.120.8439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.see.ed.ac.uk/~slig/papers/ying_aspdac_05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1548879416","https://openalex.org/W1576304367","https://openalex.org/W1916685473","https://openalex.org/W2099681346","https://openalex.org/W2139181697","https://openalex.org/W2142526081","https://openalex.org/W2143678820"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2118368532","https://openalex.org/W2128410848","https://openalex.org/W2101285930","https://openalex.org/W2126232624","https://openalex.org/W2434525066","https://openalex.org/W3140149227","https://openalex.org/W2096289371","https://openalex.org/W2143229379","https://openalex.org/W2130555437"],"abstract_inverted_index":{"Abstract-":[0],"To":[1],"date,":[2],"most":[3],"high-level":[4],"synthesis":[5,44],"systems":[6],"do":[7,31],"not":[8,32],"automatically":[9],"solve":[10,63],"present":[11],"design":[12],"problems,":[13],"such":[14,40],"as":[15],"those":[16],"related":[17],"to":[18,62,95],"timing":[19,64],"associated":[20,66],"with":[21,52,67],"the":[22,68,109,112],"physical":[23],"implementation":[24,69],"of":[25,36,70,87],"multirate":[26,71,89,119],"DSP":[27,72,90,120],"architectures.":[28,41],"Whilst":[29],"others":[30],"trade":[33],"off":[34],"area/speed":[35],"algorithm":[37],"efficiently":[38],"for":[39,78,115],"An":[42],"automatic":[43],"methodology":[45],"based":[46],"on":[47],"both":[48],"retiming":[49],"techniques":[50,77],"together":[51],"folding":[53,110],"transformations":[54],"is":[55,100,121],"presented":[56],"in":[57,60],"this":[58],"paper":[59],"order":[61],"problems":[65],"algorithms.":[73],"We":[74],"demonstrate":[75],"that":[76],"modeling":[79],"computational":[80],"unit":[81],"latencies,":[82],"which":[83],"can":[84,93],"influence":[85],"parameterisations":[86],"a":[88,103,116],"IP":[91],"core,":[92],"lead":[94],"highly":[96],"efficient":[97],"solutions.":[98],"This":[99],"illustrated":[101],"using":[102],"polyphase":[104],"IIR":[105],"IDCT":[106],"example.":[107],"Using":[108],"transformation,":[111],"control":[113],"circuit":[114],"hardware":[117],"sharing":[118],"also":[122],"presented.":[123],"I":[124]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}