{"id":"https://openalex.org/W2129147175","doi":"https://doi.org/10.1145/1117201.1117208","title":"Improvements to technology mapping for LUT-based FPGAs","display_name":"Improvements to technology mapping for LUT-based FPGAs","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2129147175","doi":"https://doi.org/10.1145/1117201.1117208","mag":"2129147175"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117208","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102897547","display_name":"Satrajit Chatterjee","orcid":"https://orcid.org/0000-0001-8135-8378"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satrajit Chatterjee","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110450560"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":6.3936,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.96705911,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7513523101806641},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.7464746236801147},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.672777533531189},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6166315078735352},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4813033640384674},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4653056263923645},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4451608657836914},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42846107482910156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39843547344207764},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3795030117034912},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3479664921760559},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3400630056858063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32893937826156616},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2601449191570282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2591654062271118},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.185373455286026}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7513523101806641},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.7464746236801147},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.672777533531189},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6166315078735352},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4813033640384674},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4653056263923645},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4451608657836914},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42846107482910156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39843547344207764},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3795030117034912},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3479664921760559},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3400630056858063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32893937826156616},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2601449191570282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2591654062271118},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.185373455286026},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117208","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W3381706","https://openalex.org/W295892697","https://openalex.org/W1556439630","https://openalex.org/W1612810659","https://openalex.org/W1905608265","https://openalex.org/W1950282396","https://openalex.org/W1985457698","https://openalex.org/W1994028288","https://openalex.org/W2021709993","https://openalex.org/W2025617772","https://openalex.org/W2060407451","https://openalex.org/W2096466247","https://openalex.org/W2100465945","https://openalex.org/W2105715355","https://openalex.org/W2114766961","https://openalex.org/W2123845384","https://openalex.org/W2138265054","https://openalex.org/W2140132043","https://openalex.org/W2150787480","https://openalex.org/W2154275811","https://openalex.org/W2159034123","https://openalex.org/W2159352256","https://openalex.org/W4240866746"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479","https://openalex.org/W4385309418","https://openalex.org/W2053477566","https://openalex.org/W4255564979","https://openalex.org/W2149339590","https://openalex.org/W3128899411","https://openalex.org/W2227166741"],"abstract_inverted_index":{"The":[0],"paper":[1],"presents":[2],"several":[3],"improvements":[4],"to":[5,35,57,67,109],"state-of-the-art":[6],"in":[7],"FPGA":[8],"technology":[9,16],"mapping":[10,89],"exemplified":[11],"by":[12,51,94,102,106],"a":[13,95],"recent":[14],"advanced":[15],"mapper":[17],"DAOmap":[18],"[Chen":[19],"and":[20,104],"Cong,":[21],"ICCAD":[22],"'04].":[23],"Improved":[24,63],"cut":[25,48],"enumeration":[26],"computes":[27],"all":[28],"K-feasible":[29],"cuts":[30,59],"without":[31],"pruning":[32],"for":[33,38,46,60],"up":[34],"7":[36],"inputs":[37],"the":[39,84],"largest":[40],"MCNC":[41],"benchmarks.":[42],"A":[43],"new":[44],"technique":[45],"on-the-fly":[47],"dropping":[49],"reduces":[50,100],"orders":[52],"of":[53],"magnitude":[54],"memory":[55],"needed":[56],"represent":[58],"large":[61],"designs.":[62],"area":[64,70,105],"recovery":[65],"leads":[66],"mappings":[68],"with":[69,90],"on":[71,98],"average":[72,99],"7%":[73,103],"smaller":[74],"than":[75],"DAOmap,":[76],"while":[77],"preserving":[78],"delay":[79,101],"optimality":[80],"when":[81],"starting":[82],"from":[83],"same":[85],"optimized":[86],"netlists.":[87],"Applying":[88],"structural":[91],"choices":[92],"derived":[93],"synthesis":[96],"flow":[97],"14%,":[107],"compared":[108],"DAOmap.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}