{"id":"https://openalex.org/W2138098630","doi":"https://doi.org/10.1145/1084834.1084845","title":"A cycle-accurate compilation algorithm for custom pipelined datapaths","display_name":"A cycle-accurate compilation algorithm for custom pipelined datapaths","publication_year":2005,"publication_date":"2005-09-19","ids":{"openalex":"https://openalex.org/W2138098630","doi":"https://doi.org/10.1145/1084834.1084845","mag":"2138098630"},"language":"en","primary_location":{"id":"doi:10.1145/1084834.1084845","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104058284","display_name":"Mehrdad Reshadi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehrdad Reshadi","raw_affiliation_strings":["University of California Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["University of California Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":5.9665,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.97018925,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9899481534957886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8082650899887085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6104745268821716},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5695578455924988},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5223689675331116},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.493028849363327},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.43587619066238403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41546061635017395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38645294308662415},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32319486141204834},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1694439947605133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08372056484222412}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9899481534957886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8082650899887085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6104745268821716},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5695578455924988},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5223689675331116},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.493028849363327},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.43587619066238403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41546061635017395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38645294308662415},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32319486141204834},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1694439947605133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08372056484222412},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1084834.1084845","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1975458217","https://openalex.org/W1981646795","https://openalex.org/W2007894850","https://openalex.org/W2008827904","https://openalex.org/W2017906722","https://openalex.org/W2036758245","https://openalex.org/W2040167141","https://openalex.org/W2074799901","https://openalex.org/W2085579232","https://openalex.org/W2093842169","https://openalex.org/W2100882463","https://openalex.org/W2105076302","https://openalex.org/W2112537029","https://openalex.org/W2118229154","https://openalex.org/W2131929304","https://openalex.org/W2132986327","https://openalex.org/W2133832809","https://openalex.org/W2169835182","https://openalex.org/W2171413119","https://openalex.org/W2181053690","https://openalex.org/W2614475470","https://openalex.org/W4245185858","https://openalex.org/W6659729838","https://openalex.org/W6660230116","https://openalex.org/W6675106950","https://openalex.org/W6676731796"],"related_works":["https://openalex.org/W2111251553","https://openalex.org/W3148693912","https://openalex.org/W2120549874","https://openalex.org/W2156069452","https://openalex.org/W4210841712","https://openalex.org/W4243305727","https://openalex.org/W2045146060","https://openalex.org/W2145339442","https://openalex.org/W3217774925","https://openalex.org/W2543290882"],"abstract_inverted_index":{"Traditional":[0],"high":[1],"level":[2],"synthesis":[3],"(HLS)":[4],"techniques":[5],"generate":[6,92],"a":[7,12,84,114,137,150,169,172,181],"datapath":[8,39,71,90,105,112,152,173,190],"and":[9,20,40,80,91,156,196],"controller":[10],"for":[11,58],"given":[13,151],"behavioral":[14],"description.":[15],"The":[16],"growing":[17],"wiring":[18],"cost":[19],"delay":[21],"of":[22,72,113,136,177],"today":[23],"technologies":[24],"require":[25],"aggressive":[26],"optimizations,":[27],"such":[28,192],"as":[29,108,110,193],"interconnect":[30],"pipelining,":[31,194],"that":[32,55,145,176],"cannot":[33],"be":[34,107],"done":[35],"after":[36],"generating":[37],"the":[38,43,46,49,70,73,89,93,98,104,111,131],"without":[41],"invalidating":[42],"schedule.":[44],"On":[45],"other":[47],"hand,":[48],"increasing":[50],"manufacturing":[51],"complexities":[52],"demand":[53],"approaches":[54],"favor":[56],"design":[57,139],"manufacturability":[59],"(DFM).To":[60],"address":[61],"these":[62],"problems":[63],"we":[64,125,141,162],"propose":[65],"an":[66,143,147],"approach":[67],"in":[68,122],"which":[69],"architecture":[74,124],"is":[75,118],"fully":[76],"allocated":[77],"before":[78],"scheduling":[79,155],"binding.":[81],"We":[82,95],"compile":[83],"C":[85,101],"program":[86],"directly":[87],"to":[88,165,175,180],"controller.":[94],"can":[96,106],"support":[97],"entire":[99],"ANSI":[100],"syntax":[102],"because":[103],"complex":[109],"processor.":[115],"Since":[116],"there":[117],"no":[119],"instruction":[120],"abstraction":[121],"this":[123,160],"call":[126],"it":[127],"No-Instruction-Set-Computer":[128],"(NISC).":[129],"As":[130],"first":[132],"step":[133],"towards":[134],"realization":[135],"NISC-based":[138],"flow,":[140],"present":[142],"algorithm":[144],"maps":[146],"application":[148],"on":[149,168],"by":[153],"performing":[154],"binding":[157],"simultaneously.":[158],"With":[159],"algorithm,":[161],"achieved":[163],"up":[164],"70%":[166],"speedup":[167],"NISC":[170],"with":[171],"similar":[174],"MIPS,":[178],"compared":[179],"MIPS":[182],"gcc":[183],"compiler.":[184],"It":[185],"also":[186],"efficiently":[187],"handles":[188],"different":[189],"features":[191],"forwarding":[195],"multi-cycle":[197],"units.":[198]},"counts_by_year":[{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}