{"id":"https://openalex.org/W2111348204","doi":"https://doi.org/10.1145/1057661.1057675","title":"A unified processor architecture for RISC & VLIW DSP","display_name":"A unified processor architecture for RISC & VLIW DSP","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2111348204","doi":"https://doi.org/10.1145/1057661.1057675","mag":"2111348204"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102077864","display_name":"Tay\u2013Jyi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tay-Jyi Lin","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064636735","display_name":"Chie-Min Chao","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chie-Min Chao","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014114295","display_name":"Chia-Hsien Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hsien Liu","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075152526","display_name":"Pi-Chen Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pi-Chen Hsiao","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052145999","display_name":"Shin-Kai Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shin-Kai Chen","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110251689","display_name":"Li-Chun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Li-Chun Lin","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642145","display_name":"Chih\u2010Wei Liu","orcid":"https://orcid.org/0000-0002-3006-9856"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Liu","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111437326","display_name":"Chein-Wei Jen","orcid":"https://orcid.org/0000-0003-0568-5056"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chein-Wei Jen","raw_affiliation_strings":["National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5102077864"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.8557,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86116575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"4","issue":null,"first_page":"50","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9369421005249023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8223428726196289},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7933410406112671},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6475142240524292},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6472020149230957},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5829805731773376},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5425629615783691},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5120999813079834},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5054807662963867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4548341929912567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45289745926856995},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.42398688197135925},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42020687460899353},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4056469202041626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3826725482940674},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1670556366443634},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11809003353118896}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9369421005249023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8223428726196289},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7933410406112671},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6475142240524292},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6472020149230957},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5829805731773376},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5425629615783691},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5120999813079834},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5054807662963867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4548341929912567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45289745926856995},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.42398688197135925},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42020687460899353},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4056469202041626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3826725482940674},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1670556366443634},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11809003353118896}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W162499567","https://openalex.org/W319914142","https://openalex.org/W1492380776","https://openalex.org/W1505763147","https://openalex.org/W1555915743","https://openalex.org/W1757662326","https://openalex.org/W2066670963","https://openalex.org/W2122365515","https://openalex.org/W2128377351","https://openalex.org/W2133008809","https://openalex.org/W2133066287","https://openalex.org/W2136537144","https://openalex.org/W2136636210","https://openalex.org/W2141173785","https://openalex.org/W2148051985","https://openalex.org/W2168187283","https://openalex.org/W2407601000","https://openalex.org/W2788962374","https://openalex.org/W2917583897","https://openalex.org/W3147835733","https://openalex.org/W6600106573","https://openalex.org/W6682005402"],"related_works":["https://openalex.org/W4247613350","https://openalex.org/W2164026451","https://openalex.org/W2019183874","https://openalex.org/W4400188904","https://openalex.org/W2148099609","https://openalex.org/W1481647668","https://openalex.org/W1607469815","https://openalex.org/W2613504015","https://openalex.org/W3089200294","https://openalex.org/W2806352516"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,16,27,82],"unified":[4],"processor":[5,12,102],"core":[6,13,19,114],"with":[7],"two":[8,72],"operation":[9,73],"modes.":[10],"The":[11,101],"works":[14],"as":[15],"compiler-friendly":[17],"MIPS-like":[18],"in":[20,30,66,106],"the":[21,48,59,67,71,87,96,107,119],"RISC":[22,62],"mode,":[23,33],"and":[24,37,112],"it":[25],"is":[26,116],"4-way":[28],"VLIW":[29,97],"its":[31,113],"DSP":[32,49,68],"which":[34,91],"has":[35,51,103],"distributed":[36],"ping-pong":[38],"register":[39],"organization":[40],"optimized":[41],"for":[42,55],"stream":[43,85],"processing.":[44],"To":[45],"minimize":[46],"hardware,":[47],"mode":[50],"no":[52],"control":[53],"construct":[54],"program":[56,84],"flow,":[57],"while":[58,128],"data":[60],"manipulation":[61],"instructions":[63],"are":[64],"executed":[65],"datapath.":[69],"Moreover,":[70],"modes":[74],"can":[75,124],"be":[76],"changed":[77],"instruction":[78,80,89],"by":[79],"within":[81],"single":[83],"via":[86],"hierarchical":[88],"encoding,":[90],"also":[92],"helps":[93],"to":[94],"reduce":[95],"code":[98],"sizes":[99],"significantly.":[100],"been":[104],"implemented":[105],"UMC":[108],"0.18um":[109],"CMOS":[110],"technology,":[111],"size":[115],"3.23mmx3.23mm":[117],"including":[118],"32KB":[120],"on-chip":[121],"memory.":[122],"It":[123],"operate":[125],"at":[126],"208MHz":[127],"consuming":[129],"380.6mW":[130],"average":[131],"power.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}