{"id":"https://openalex.org/W2016059766","doi":"https://doi.org/10.1145/1050330.1050336","title":"Solutions for increasing the number of PC parallel port control and selecting lines","display_name":"Solutions for increasing the number of PC parallel port control and selecting lines","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2016059766","doi":"https://doi.org/10.1145/1050330.1050336","mag":"2016059766"},"language":"en","primary_location":{"id":"doi:10.1145/1050330.1050336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1050330.1050336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th international conference on Computer systems and technologies - CompSysTech '04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102197948","display_name":"Mircea Popa","orcid":null},"institutions":[{"id":"https://openalex.org/I3122695212","display_name":"Polytechnic University of Timi\u015foara","ror":"https://ror.org/02v91gy68","country_code":"RO","type":"education","lineage":["https://openalex.org/I3122695212"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Mircea Popa","raw_affiliation_strings":["University \"Politehnica\" Timisoara, Romania","[University Politehnica Timisoara, Romania]"],"affiliations":[{"raw_affiliation_string":"University \"Politehnica\" Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]},{"raw_affiliation_string":"[University Politehnica Timisoara, Romania]","institution_ids":["https://openalex.org/I3122695212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102197948"],"corresponding_institution_ids":["https://openalex.org/I3122695212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08104278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-port","display_name":"Parallel port","score":0.8334089517593384},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.801974892616272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6556679010391235},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5379372835159302},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.485996812582016},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4249367117881775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37855106592178345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26640626788139343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20723840594291687},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14576929807662964},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08581051230430603},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07687258720397949}],"concepts":[{"id":"https://openalex.org/C202683721","wikidata":"https://www.wikidata.org/wiki/Q190440","display_name":"Parallel port","level":3,"score":0.8334089517593384},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.801974892616272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6556679010391235},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5379372835159302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.485996812582016},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4249367117881775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37855106592178345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26640626788139343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20723840594291687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14576929807662964},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08581051230430603},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07687258720397949}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1050330.1050336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1050330.1050336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th international conference on Computer systems and technologies - CompSysTech '04","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1997836960","https://openalex.org/W2040670499","https://openalex.org/W2088580003","https://openalex.org/W2162035368"],"related_works":["https://openalex.org/W3022377794","https://openalex.org/W3174094432","https://openalex.org/W1964539297","https://openalex.org/W2377431806","https://openalex.org/W2388210573","https://openalex.org/W2373201305","https://openalex.org/W2230656959","https://openalex.org/W1645435077","https://openalex.org/W2362123793","https://openalex.org/W2356175729"],"abstract_inverted_index":{"The":[0],"paper":[1],"approaches":[2],"the":[3,12,19,29,49,65,75,85],"problem":[4],"of":[5,77],"control":[6,40,81],"and":[7,39,56,67,80,91],"selecting":[8],"possibilities":[9],"offered":[10],"by":[11,47,84],"PC":[13,23,86],"parallel":[14,30,50,87],"port.":[15],"Although":[16],"it":[17],"is":[18],"most":[20],"frequently":[21],"used":[22],"port":[24,31,51,88],"for":[25,73],"controlling":[26],"external":[27],"applications,":[28],"has":[32],"severe":[33],"limitations":[34],"in":[35],"generating":[36],"chip":[37,78],"select":[38,79],"signals.":[41],"Their":[42],"number":[43,76],"can":[44,61],"be":[45,62],"increased":[46],"using":[48],"data":[52],"lines,":[53],"extra":[54],"hardware":[55],"specific":[57],"routines.":[58],"Higher":[59],"speed":[60],"obtained":[63],"if":[64],"EPP":[66],"ECP":[68],"modes":[69],"are":[70,89],"used.":[71],"Techniques":[72],"increasing":[74],"signals":[82],"generated":[83],"presented":[90],"analyzed.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}