{"id":"https://openalex.org/W2140646848","doi":"https://doi.org/10.1145/1046192.1046199","title":"The effect of post-layout pin permutation on timing","display_name":"The effect of post-layout pin permutation on timing","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2140646848","doi":"https://doi.org/10.1145/1046192.1046199","mag":"2140646848"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046199","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065378666","display_name":"Yuzheng Ding","orcid":"https://orcid.org/0000-0002-8510-4639"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":true,"raw_author_name":"Yuzheng Ding","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corporation (Wilsonville, OR)"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corporation (Wilsonville, OR)","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063606966","display_name":"Peter Suaris","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Peter Suaris","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corporation (Wilsonville, OR)"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corporation (Wilsonville, OR)","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060536841","display_name":"Nan-Chi Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Nanchi Chou","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR","Mentor Graphics Corporation (Wilsonville, OR)"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corporation (Wilsonville, OR)","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065378666"],"corresponding_institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75105154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8499364256858826},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7789021730422974},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.7518042325973511},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6863585114479065},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5619645118713379},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5159388184547424},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46273407340049744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45795994997024536},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4351184368133545},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42063307762145996},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4106069505214691},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3737446069717407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3263993263244629},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3031986355781555},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18677982687950134},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1383708119392395}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8499364256858826},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7789021730422974},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.7518042325973511},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6863585114479065},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5619645118713379},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5159388184547424},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46273407340049744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45795994997024536},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4351184368133545},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42063307762145996},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4106069505214691},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3737446069717407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3263993263244629},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3031986355781555},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18677982687950134},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1383708119392395},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046199","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1513400187","https://openalex.org/W1969357318","https://openalex.org/W1992060486","https://openalex.org/W2044115663","https://openalex.org/W2052067881","https://openalex.org/W2084224084","https://openalex.org/W2105715355","https://openalex.org/W2115967254","https://openalex.org/W2123980833","https://openalex.org/W2126212127","https://openalex.org/W2140727935","https://openalex.org/W2157529519","https://openalex.org/W2160671668","https://openalex.org/W2169142451","https://openalex.org/W4251989506"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,67],"study":[4],"the":[5,32,36,64,78,94],"effect":[6],"of":[7,11,34,41,74,80,98],"post-layout":[8],"pin":[9,27],"permutation":[10,28],"designs":[12,46],"for":[13,89],"FPGA":[14,55,91],"devices":[15,92],"with":[16],"non-uniform":[17,83],"cell":[18,84],"delays.":[19],"We":[20],"present":[21],"a":[22,39],"simple,":[23],"but":[24],"timing":[25,72],"optimal,":[26],"scheme,":[29],"and":[30,50,93],"report":[31],"results":[33],"applying":[35],"scheme":[37],"on":[38],"set":[40],"public":[42],"logic":[43],"synthesis":[44],"benchmark":[45],"that":[47],"were":[48],"synthesized":[49],"placed":[51],"by":[52],"state-of-the-art":[53],"commercial":[54],"design":[56,87],"tools":[57],"configured":[58],"to":[59],"maximum":[60],"optimization":[61],"level.":[62],"Despite":[63],"preceding":[65],"optimizations,":[66],"still":[68,95],"observed":[69],"an":[70],"average":[71],"improvement":[73],"3.7%.":[75],"This":[76],"demonstrates":[77],"importance":[79],"fully":[81],"utilizing":[82],"delays":[85],"during":[86],"optimizations":[88],"modern":[90],"presenting":[96],"potential":[97],"improvement.":[99]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}