{"id":"https://openalex.org/W2101750853","doi":"https://doi.org/10.1145/1016720.1016778","title":"Fast exploration of bus-based on-chip communication architectures","display_name":"Fast exploration of bus-based on-chip communication architectures","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2101750853","doi":"https://doi.org/10.1145/1016720.1016778","mag":"2101750853"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016778","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["University of California, Irvine, CA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California, Irvine, CA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079722579","display_name":"Mohamed Ben-Romdhane","orcid":"https://orcid.org/0000-0002-0429-1314"},"institutions":[{"id":"https://openalex.org/I1322669654","display_name":"Conexant (United States)","ror":"https://ror.org/05rx1xe20","country_code":"US","type":"company","lineage":["https://openalex.org/I1322669654"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed Ben-Romdhane","raw_affiliation_strings":["Conexant Systems Inc., Newport Beach, CA"],"affiliations":[{"raw_affiliation_string":"Conexant Systems Inc., Newport Beach, CA","institution_ids":["https://openalex.org/I1322669654"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018382547"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":8.2193,"has_fulltext":false,"cited_by_count":68,"citation_normalized_percentile":{"value":0.97592937,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8506910800933838},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8360227346420288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7874407768249512},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6556803584098816},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5537619590759277},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5487242937088013},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5470075607299805},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.545808732509613},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.5265424847602844},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5060369372367859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48790213465690613},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4516729712486267},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4173828065395355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4172230362892151},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3164336383342743},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.14693522453308105},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09233507513999939},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07800886034965515}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8506910800933838},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8360227346420288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7874407768249512},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6556803584098816},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5537619590759277},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5487242937088013},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5470075607299805},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.545808732509613},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.5265424847602844},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5060369372367859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48790213465690613},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4516729712486267},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4173828065395355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4172230362892151},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3164336383342743},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.14693522453308105},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09233507513999939},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07800886034965515},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1016720.1016778","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.420.6241","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.420.6241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/codes04/pdffiles/p242.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.58.6790","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.58.6790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/conference_proceedings/isss_2004/pasricha_fast_exp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W113080253","https://openalex.org/W154106227","https://openalex.org/W1498455513","https://openalex.org/W1553892989","https://openalex.org/W1824356217","https://openalex.org/W1994158727","https://openalex.org/W2031867898","https://openalex.org/W2037800158","https://openalex.org/W2099940607","https://openalex.org/W2102991528","https://openalex.org/W2103621771","https://openalex.org/W2111919017","https://openalex.org/W2128106436","https://openalex.org/W2137009711","https://openalex.org/W2148740615","https://openalex.org/W2152530860","https://openalex.org/W2167813198"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W2037960874","https://openalex.org/W2054259023","https://openalex.org/W2183112820","https://openalex.org/W2548514518","https://openalex.org/W2094385921","https://openalex.org/W2399082377","https://openalex.org/W2537443402","https://openalex.org/W2119501389","https://openalex.org/W2534143559"],"abstract_inverted_index":{"As":[0],"a":[1,16,141],"result":[2],"of":[3,36,132,140],"improvements":[4],"in":[5,52,88,125,152],"process":[6],"technology,":[7],"more":[8,10],"and":[9,31,128,169,184],"components":[11,24],"are":[12],"being":[13],"integrated":[14],"into":[15],"single":[17],"System-on-Chip":[18],"(SoC)":[19],"design.":[20],"Communication":[21],"between":[22],"these":[23],"is":[25],"increasingly":[26],"dominating":[27],"critical":[28],"system":[29],"paths":[30],"frequently":[32],"becomes":[33,41],"the":[34,48,53,67,89,97,119,123,130,133,138,153,161,176],"source":[35],"performance":[37],"bottlenecks.":[38],"It":[39],"therefore":[40],"extremely":[42],"important":[43],"for":[44,65,109],"designers":[45],"to":[46],"explore":[47],"communication":[49,68,111],"space":[50,112],"early":[51],"design":[54,167],"flow.":[55],"Traditionally,":[56],"pin-accurate":[57],"Bus":[58,76],"Cycle":[59,77,98],"Accurate":[60,78,100],"(PA-BCA)":[61],"models":[62,80,127,189],"were":[63],"used":[64,151],"exploring":[66],"space.":[69],"To":[70],"speed":[71],"up":[72],"simulation,":[73],"transaction":[74],"based":[75,148],"(T-BCA)":[79],"have":[81],"been":[82],"proposed,":[83],"which":[84],"borrow":[85],"concepts":[86],"found":[87],"Transaction":[90,102],"Level":[91],"Modeling":[92],"(TLM)":[93],"domain.":[94,156],"More":[95],"recently,":[96],"Count":[99],"at":[101,175],"Boundaries":[103],"(CCATB)":[104],"modeling":[105],"abstraction":[106],"was":[107],"introduced":[108],"fast":[110],"exploration.":[113],"In":[114],"this":[115],"paper,":[116],"we":[117],"describe":[118],"mechanisms":[120],"that":[121,171],"produce":[122],"speedup":[124,164],"CCATB":[126,134,177],"demonstrate":[129],"effectiveness":[131],"exploration":[135],"approach":[136],"with":[137,166],"aid":[139],"case":[142],"study":[143],"involving":[144],"an":[145],"AMBA":[146],"2.0":[147],"SoC":[149,172],"subsystem":[150],"multimedia":[154],"application":[155],"We":[157],"also":[158],"analyze":[159],"how":[160],"achieved":[162],"simulation":[163],"scales":[165],"complexity":[168],"show":[170],"designs":[173],"modeled":[174],"level":[178],"simulate":[179],"120%":[180],"faster":[181,186],"than":[182,187],"PA-BCA":[183],"67%":[185],"T-BCA":[188],"on":[190],"average.":[191]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}