{"id":"https://openalex.org/W2126638802","doi":"https://doi.org/10.1145/1016720.1016728","title":"Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures","display_name":"Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2126638802","doi":"https://doi.org/10.1145/1016720.1016728","mag":"2126638802"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016728","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103735860","display_name":"Scott Weber","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott J. Weber","raw_affiliation_strings":["University of California, Berkeley, CA","Electron. Res. Lab., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electron. Res. Lab., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076613173","display_name":"Matthew W. Moskewicz","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew W. Moskewicz","raw_affiliation_strings":["University of California, Berkeley, CA","Electron. Res. Lab., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electron. Res. Lab., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796049","display_name":"Matthias Gries","orcid":"https://orcid.org/0000-0001-9379-1603"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthias Gries","raw_affiliation_strings":["University of California, Berkeley, CA","Electron. Res. Lab., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electron. Res. Lab., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018669677","display_name":"Christian Sauer","orcid":"https://orcid.org/0000-0002-1845-0494"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Sauer","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047285420","display_name":"Kurt Keutzer","orcid":"https://orcid.org/0000-0003-3868-8501"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kurt Keutzer","raw_affiliation_strings":["University of California, Berkeley, CA","University of California at Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"University of California at Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8791533708572388},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6759285926818848},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5678167939186096},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.537723958492279},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.530578076839447},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4939907193183899},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48830151557922363},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.46096205711364746},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4561450183391571},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.45209911465644836},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4186203181743622},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41806545853614807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38074254989624023},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.343610554933548},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3149251639842987},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21650177240371704}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8791533708572388},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6759285926818848},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5678167939186096},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.537723958492279},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.530578076839447},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4939907193183899},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48830151557922363},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.46096205711364746},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4561450183391571},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.45209911465644836},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4186203181743622},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41806545853614807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38074254989624023},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.343610554933548},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3149251639842987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21650177240371704},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1016720.1016728","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.420.8164","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.420.8164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/codes04/pdffiles/p018.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1585971644","https://openalex.org/W1954375898","https://openalex.org/W2010074783","https://openalex.org/W2014714034","https://openalex.org/W2112537029","https://openalex.org/W2130263644","https://openalex.org/W2139444755","https://openalex.org/W2141711229","https://openalex.org/W2143374918","https://openalex.org/W2168555828","https://openalex.org/W2464484396","https://openalex.org/W2519134721"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2362523726","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357"],"abstract_inverted_index":{"State-of-the-art":[0],"architecture":[1],"description":[2],"languages":[3],"have":[4],"been":[5],"successfully":[6],"used":[7],"to":[8,14,135],"model":[9],"application-specific":[10],"programmable":[11],"architectures":[12,109],"limited":[13],"particular":[15],"control":[16],"schemes.":[17],"In":[18,60],"this":[19,146],"paper,":[20],"we":[21],"introduce":[22],"a":[23,29,35,69,91,104],"language":[24,71],"and":[25,33,58,81,103,121,148],"methodology":[26],"that":[27,45,72,130],"provide":[28],"framework":[30,41],"for":[31],"constructing":[32],"simulating":[34],"wider":[36],"range":[37],"of":[38,77,96,138,145,151],"architectures.":[39],"The":[40],"exploits":[42],"the":[43,55,61,75,78,93,97,115],"fact":[44],"designers":[46],"are":[47,100,110,125,133],"often":[48],"only":[49,73],"concerned":[50],"with":[51],"data":[52,79],"paths,":[53],"not":[54],"instruction":[56],"set":[57],"control.":[59],"framework,":[62],"each":[63],"processing":[64,98,116],"element":[65,99],"is":[66,106],"described":[67],"in":[68],"structural":[70],"requires":[74],"specification":[76],"path":[80],"constraints":[82],"on":[83],"how":[84],"it":[85],"can":[86],"be":[87],"used.":[88],"From":[89],"such":[90],"description,":[92],"supported":[94],"operations":[95],"automatically":[101,126],"extracted":[102],"controller":[105],"generated.":[107,127],"Various":[108],"then":[111],"realized":[112],"by":[113],"composing":[114],"elements.":[117],"Furthermore,":[118],"hardware":[119],"descriptions":[120],"bit-true":[122],"cycle-accurate":[123],"simulators":[124,132,144],"Results":[128],"show":[129],"our":[131],"up":[134],"an":[136],"order":[137],"magnitude":[139,152],"faster":[140,153],"than":[141,154],"other":[142],"reported":[143],"type":[147],"two":[149],"orders":[150],"equivalent":[155],"Verilog":[156],"simulations.":[157]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}