{"id":"https://openalex.org/W2120363575","doi":"https://doi.org/10.1145/1016568.1016634","title":"Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic","display_name":"Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2120363575","doi":"https://doi.org/10.1145/1016568.1016634","mag":"2120363575"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016634","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043206848","display_name":"Maur\u00edcio Ayala-Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-0089-3905"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Mauricio Ayala-Rinc\u00f3n","raw_affiliation_strings":["Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","Dept. de Matematica de, Univ. de Brasilia, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"Dept. de Matematica de, Univ. de Brasilia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019378528","display_name":"Ricardo Pezzuol Jacobi","orcid":"https://orcid.org/0000-0002-4520-7641"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo P. Jacobi","raw_affiliation_strings":["Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003682454","display_name":"Luis G. A. Carvalho","orcid":null},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luis G. A. Carvalho","raw_affiliation_strings":["Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042189424","display_name":"Carlos H. Llanos","orcid":"https://orcid.org/0000-0002-0115-4461"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos H. Llanos","raw_affiliation_strings":["Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Reiner W. Hartenstein","raw_affiliation_strings":["Technische Universitat Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043206848"],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":1.5798,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82970116,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"248","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.7959163188934326},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.76918625831604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5146740078926086},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.497160941362381},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4292772710323334},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.41618385910987854},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41348177194595337},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3657628297805786},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3218393325805664}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.7959163188934326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.76918625831604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5146740078926086},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.497160941362381},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4292772710323334},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.41618385910987854},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41348177194595337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3657628297805786},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3218393325805664},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016634","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1486937062","https://openalex.org/W1487854339","https://openalex.org/W1509443229","https://openalex.org/W1566539040","https://openalex.org/W1583295953","https://openalex.org/W1602846425","https://openalex.org/W1683919907","https://openalex.org/W1967006952","https://openalex.org/W1973456473","https://openalex.org/W1980302095","https://openalex.org/W1988964526","https://openalex.org/W1990061958","https://openalex.org/W2017442383","https://openalex.org/W2049600101","https://openalex.org/W2063389953","https://openalex.org/W2072763119","https://openalex.org/W2087064593","https://openalex.org/W2091905929","https://openalex.org/W2111403313","https://openalex.org/W2134287022","https://openalex.org/W2147892488","https://openalex.org/W2165025860","https://openalex.org/W2610179052","https://openalex.org/W2766554559","https://openalex.org/W2995746888","https://openalex.org/W6685311839"],"related_works":["https://openalex.org/W124095581","https://openalex.org/W2014394412","https://openalex.org/W1496964288","https://openalex.org/W4243513839","https://openalex.org/W154258522","https://openalex.org/W814988660","https://openalex.org/W2477549100","https://openalex.org/W4240937967","https://openalex.org/W2294346225","https://openalex.org/W1967093019"],"abstract_inverted_index":{"Systolic":[0],"arrays":[1],"provide":[2],"a":[3,14],"large":[4],"amount":[5],"of":[6,17,24,112,135,143,160],"parallelism.":[7],"However,":[8],"their":[9,22],"applicability":[10],"is":[11],"restricted":[12],"to":[13,21,64,78,95,98,108],"small":[15],"set":[16],"computational":[18],"problems":[19,120],"due":[20],"lack":[23],"flexibility.":[25],"This":[26],"limitation":[27],"can":[28,42,56],"be":[29,43,57,76],"circumvented":[30],"by":[31],"using":[32],"reconfigurable":[33,102],"systolic":[34,54,103],"arrays,":[35],"where":[36],"the":[37,109,136,144,150,161],"node":[38],"interconnections":[39],"and":[40,59,66,81,100,124,133,155],"operations":[41],"redefined":[44],"even":[45],"at":[46],"run":[47],"time.":[48],"In":[49],"this":[50],"context,":[51],"several":[52,113],"alternative":[53],"architectures":[55,104],"explored":[58],"powerful":[60],"tools":[61],"are":[62,106],"needed":[63],"model":[65,80,99],"evaluate":[67,101],"them.":[68],"We":[69,92],"show":[70,93],"how":[71,94],"well-known":[72,119],"rewriting-logic":[73,97,151],"environments":[74],"could":[75],"used":[77],"quickly":[79],"simulate":[82],"complex":[83],"application":[84],"specific":[85],"digital":[86],"systems":[87],"speeding-up":[88],"its":[89],"subsequent":[90],"prototyping.":[91],"use":[96],"which":[105],"applied":[107],"efficient":[110],"treatment":[111],"dynamic":[114],"programming":[115],"methods":[116],"for":[117],"resolving":[118],"such":[121],"as":[122],"global":[123],"local":[125],"sequence":[126],"alignment":[127],"(Smith-Waterman":[128],"algorithm),":[129],"approximate":[130],"string":[131],"matching":[132],"computation":[134],"longest":[137],"common":[138],"subsequence.":[139],"A":[140],"VHDL":[141],"description":[142],"conceived":[145],"architecture":[146],"was":[147],"implemented":[148],"from":[149],"based":[152],"abstract":[153],"models":[154],"synthesized":[156],"over":[157],"an":[158],"FPGA":[159],"APEX":[162],"family.":[163]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
