{"id":"https://openalex.org/W2117648153","doi":"https://doi.org/10.1145/775832.775920","title":"Parameter variations and impact on circuits and microarchitecture","display_name":"Parameter variations and impact on circuits and microarchitecture","publication_year":2003,"publication_date":"2003-06-02","ids":{"openalex":"https://openalex.org/W2117648153","doi":"https://doi.org/10.1145/775832.775920","mag":"2117648153"},"language":"en","primary_location":{"id":"doi:10.1145/775832.775920","is_oa":false,"landing_page_url":"https://doi.org/10.1145/775832.775920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shekhar Borkar","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091080461","display_name":"S. Narendra","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siva Narendra","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111484157","display_name":"Jim Tschanz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Tschanz","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103040522","display_name":"A. Keshavarzi","orcid":"https://orcid.org/0000-0001-6938-1161"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Keshavarzi","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Circuit Res., Intel Labs., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res., Intel Labs., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112875487"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":60.5077,"has_fulltext":false,"cited_by_count":1401,"citation_normalized_percentile":{"value":0.99966227,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"338","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.9202144145965576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.638640284538269},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.561122715473175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48009708523750305},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45378395915031433},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45042383670806885},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33492034673690796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23003870248794556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20093855261802673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1746988296508789}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.9202144145965576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.638640284538269},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.561122715473175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48009708523750305},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45378395915031433},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45042383670806885},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33492034673690796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23003870248794556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20093855261802673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1746988296508789},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/775832.775920","is_oa":false,"landing_page_url":"https://doi.org/10.1145/775832.775920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 40th annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1958251319","https://openalex.org/W2033443176","https://openalex.org/W2104726505","https://openalex.org/W2117648153","https://openalex.org/W2121955111","https://openalex.org/W2122421989","https://openalex.org/W2126700722","https://openalex.org/W2145071646","https://openalex.org/W2150526221","https://openalex.org/W2166677938","https://openalex.org/W2397291776"],"related_works":["https://openalex.org/W122453572","https://openalex.org/W2145535077","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W2162875803","https://openalex.org/W1757458251","https://openalex.org/W2141090099","https://openalex.org/W2045325972","https://openalex.org/W1980898636"],"abstract_inverted_index":{"Parameter":[0],"variation":[1],"in":[2],"scaled":[3],"technologies":[4],"beyond":[5],"90nm":[6],"will":[7],"pose":[8],"a":[9],"major":[10],"challenge":[11],"for":[12],"design":[13],"of":[14,42],"future":[15],"high":[16],"performance":[17],"microprocessors.":[18],"In":[19],"this":[20],"paper,":[21],"we":[22],"discuss":[23],"process,":[24],"voltage":[25],"and":[26,29,34,45],"temperature":[27],"variations;":[28],"their":[30],"impact":[31,41],"on":[32],"circuit":[33],"microarchitecture.":[35],"Possible":[36],"solutions":[37],"to":[38,46],"reduce":[39],"the":[40],"parameter":[43],"variations":[44],"achieve":[47],"higher":[48],"frequency":[49],"bins":[50],"are":[51],"also":[52],"presented.":[53]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":14},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":21},{"year":2020,"cited_by_count":22},{"year":2019,"cited_by_count":27},{"year":2018,"cited_by_count":40},{"year":2017,"cited_by_count":48},{"year":2016,"cited_by_count":49},{"year":2015,"cited_by_count":51},{"year":2014,"cited_by_count":86},{"year":2013,"cited_by_count":72},{"year":2012,"cited_by_count":117}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}