{"id":"https://openalex.org/W4241637955","doi":"https://doi.org/10.1145/514191.514219","title":"Bloom filtering cache misses for accurate data speculation and prefetching","display_name":"Bloom filtering cache misses for accurate data speculation and prefetching","publication_year":2002,"publication_date":"2002-06-22","ids":{"openalex":"https://openalex.org/W4241637955","doi":"https://doi.org/10.1145/514191.514219"},"language":"en","primary_location":{"id":"doi:10.1145/514191.514219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/514191.514219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110277378","display_name":"Jih-Kwon Peir","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jih-Kwon Peir","raw_affiliation_strings":["University of Florida"],"affiliations":[{"raw_affiliation_string":"University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055582540","display_name":"Shih-Chang Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Chang Lai","raw_affiliation_strings":["Oregon State University"],"affiliations":[{"raw_affiliation_string":"Oregon State University","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Microprocessor Research, Intel Labs"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017580485","display_name":"Jared Stark","orcid":"https://orcid.org/0009-0002-4366-4723"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jared Stark","raw_affiliation_strings":["Microprocessor Research, Intel Labs"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109211542","display_name":"Konrad Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Konrad Lai","raw_affiliation_strings":["Microprocessor Research, Intel Labs"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110277378"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.6196,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.69874935,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8617576360702515},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.851090669631958},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.8251238465309143},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7191660404205322},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7158874273300171},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6244831681251526},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6168749928474426},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6128517389297485},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5808129906654358},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5041731595993042},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5035538077354431},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48551082611083984},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45708513259887695},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4557596445083618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36190545558929443},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33401429653167725},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2884719967842102},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.07494056224822998}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8617576360702515},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.851090669631958},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.8251238465309143},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7191660404205322},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7158874273300171},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6244831681251526},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6168749928474426},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6128517389297485},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5808129906654358},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5041731595993042},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5035538077354431},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48551082611083984},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45708513259887695},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4557596445083618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36190545558929443},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33401429653167725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2884719967842102},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.07494056224822998},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/514191.514219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/514191.514219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2035872164","https://openalex.org/W2064909421","https://openalex.org/W2071568619","https://openalex.org/W2112833506","https://openalex.org/W2123845384","https://openalex.org/W2133604028","https://openalex.org/W2138351227","https://openalex.org/W2159278058","https://openalex.org/W2170475078","https://openalex.org/W6602613798"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2126408955","https://openalex.org/W2114386333","https://openalex.org/W2115222420","https://openalex.org/W2363769136","https://openalex.org/W2734782074","https://openalex.org/W2396934146","https://openalex.org/W2148571123","https://openalex.org/W2163134761","https://openalex.org/W2462146500"],"abstract_inverted_index":{"A":[0],"processor":[1,110,166,190,216],"must":[2],"know":[3,23],"a":[4,85,91,132,146,165,175,189,194,202,215],"load":[5,60,176,179,195],"instruction's":[6],"latency":[7,25,180],"to":[8,36,47,51,94,111,122],"schedule":[9,114],"the":[10,15,29,43,53,59,66,100,109,128,138,153,169,178,198,212],"load's":[11,54],"dependent":[12,30,118,173],"instructions":[13,31,115,172],"at":[14],"correct":[16],"time.":[17],"Unfortunately,":[18],"modern":[19],"processors":[20],"do":[21],"not":[22],"this":[24,48],"until":[26,177],"well":[27],"after":[28],"should":[32],"have":[33],"been":[34],"scheduled":[35],"avoid":[37],"pipeline":[38],"bubbles":[39],"between":[40],"themselves":[41],"and":[42,121,183,186,200],"load.":[44],"One":[45],"solution":[46],"problem":[49],"is":[50,142],"predict":[52,77],"latency,":[55],"by":[56,162,184],"predicting":[57],"whether":[58],"will":[61],"hit":[62,197],"or":[63],"miss":[64],"in":[65,99],"data":[67,126],"cache.":[68,129],"Existing":[69],"cache":[70,81,96,106,199],"hit/miss":[71,87,204],"predictors,":[72],"however,":[73],"can":[74],"only":[75],"correctly":[76],"about":[78],"50%":[79],"of":[80,105,171,211,214],"misses.This":[82],"paper":[83],"introduces":[84],"new":[86],"predictor":[88,205],"that":[89,116,137,167,191],"uses":[90],"Bloom":[92,140],"Filter":[93,141],"identify":[95],"misses":[97,107],"early":[98,103],"pipeline.":[101],"This":[102,207],"identification":[104],"allows":[108],"more":[112,123],"accurately":[113],"are":[117],"on":[119,174],"loads":[120],"precisely":[124],"prefetch":[125],"into":[127],"Simulations":[130],"using":[131],"modified":[133],"SimpleScalar":[134],"model":[135],"show":[136],"proposed":[139],"nearly":[143],"perfect,":[144],"with":[145,201,217],"prediction":[147],"accuracy":[148],"greater":[149],"than":[150],"99%":[151],"for":[152],"SPECint2000":[154],"benchmarks.":[155],"IPC":[156,208,213],"(Instructions":[157],"Per":[158],"Cycle)":[159],"performance":[160],"improved":[161],"19%":[163],"over":[164,188],"delayed":[168],"scheduling":[170],"was":[181],"known,":[182],"6%":[185],"7%":[187],"always":[192],"predicted":[193],"would":[196],"counter-based":[203],"respectively.":[206],"reaches":[209],"99.7%":[210],"perfect":[218],"scheduling.":[219]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}