{"id":"https://openalex.org/W2032055818","doi":"https://doi.org/10.1145/503048.503068","title":"Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series","display_name":"Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series","publication_year":2002,"publication_date":"2002-02-24","ids":{"openalex":"https://openalex.org/W2032055818","doi":"https://doi.org/10.1145/503048.503068","mag":"2032055818"},"language":"en","primary_location":{"id":"doi:10.1145/503048.503068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/503048.503068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068035828","display_name":"Ian Robertson","orcid":"https://orcid.org/0000-0002-4255-4752"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ian Robertson","raw_affiliation_strings":["University of Strathclyde, Glasgow, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Strathclyde, Glasgow, United Kingdom","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086712853","display_name":"James Irvine","orcid":"https://orcid.org/0000-0003-2078-6517"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James Irvine","raw_affiliation_strings":["University of Strathclyde, Glasgow, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Strathclyde, Glasgow, United Kingdom","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070921981","display_name":"Patrick Lysaght","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Patrick Lysaght","raw_affiliation_strings":["University of Strathclyde, Glasgow, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Strathclyde, Glasgow, United Kingdom","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000551567","display_name":"David Robinson","orcid":"https://orcid.org/0000-0002-7365-510X"},"institutions":[{"id":"https://openalex.org/I2799593479","display_name":"Education Scotland","ror":"https://ror.org/05yapj268","country_code":"GB","type":"government","lineage":["https://openalex.org/I2799593479","https://openalex.org/I2801269068"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David Robinson","raw_affiliation_strings":["Institute for System Level Integration, The Alba Centre, Kirkton Campus, Livingston, Scotland"],"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, The Alba Centre, Kirkton Campus, Livingston, Scotland","institution_ids":["https://openalex.org/I2799593479"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068035828"],"corresponding_institution_ids":["https://openalex.org/I181647926"],"apc_list":null,"apc_paid":null,"fwci":1.644,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.83906802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.8582433462142944},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7938038110733032},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7633140683174133},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.649192750453949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6305558681488037},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6096794009208679},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5629286766052246},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5536271333694458},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5327727198600769},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4619140625},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4617784917354584},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.45951592922210693},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4204968810081482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4041574001312256},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3027213513851166},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2617868185043335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12434336543083191},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11144000291824341}],"concepts":[{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.8582433462142944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7938038110733032},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7633140683174133},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.649192750453949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6305558681488037},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6096794009208679},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5629286766052246},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5536271333694458},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5327727198600769},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4619140625},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4617784917354584},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.45951592922210693},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4204968810081482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4041574001312256},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3027213513851166},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2617868185043335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12434336543083191},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11144000291824341},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/503048.503068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/503048.503068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:strathprints.strath.ac.uk:38621","is_oa":false,"landing_page_url":"https://strathprints.strath.ac.uk/view/author/57992.html>","pdf_url":null,"source":{"id":"https://openalex.org/S4306402226","display_name":"Strathprints: The University of Strathclyde institutional repository (University of Strathclyde)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I181647926","host_organization_name":"University of Strathclyde","host_organization_lineage":["https://openalex.org/I181647926"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.19.2146","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.19.2146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://oak.eee.strath.ac.uk/papers/ir_fpga02.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.2396","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.2396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sigda.org/Archives/ProceedingArchives/Fpga/Fpga2002/papers/2002/fpga02/pdffiles/5_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W1494432786","https://openalex.org/W1510546047","https://openalex.org/W1564544652","https://openalex.org/W1839110278","https://openalex.org/W1924409036","https://openalex.org/W1932341964","https://openalex.org/W1974169079","https://openalex.org/W1975051142","https://openalex.org/W2048167605","https://openalex.org/W2133697335","https://openalex.org/W2135660453","https://openalex.org/W2158583421","https://openalex.org/W2168972454","https://openalex.org/W4247335296","https://openalex.org/W6630610404","https://openalex.org/W6684679166"],"related_works":["https://openalex.org/W1521892965","https://openalex.org/W2130193491","https://openalex.org/W2058520863","https://openalex.org/W1519183141","https://openalex.org/W3151101169","https://openalex.org/W1585773602","https://openalex.org/W2401743419","https://openalex.org/W1659609664","https://openalex.org/W2142315955","https://openalex.org/W2102010985"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3],"a":[4,48,81],"method":[5],"for":[6,15,56],"extending":[7,91],"existing":[8,93],"VHDL":[9],"design":[10,30,36,50,75,95,156],"and":[11,31,61,66,117,125],"verification":[12,32,68],"software":[13],"available":[14],"the":[16,24,35,45,71,74,103,113,130,134,151],"Xilinx":[17],"Virtex":[18],"series":[19],"of":[20,37,47,73,102,129,136,143,147,154],"FPGAs.":[21],"It":[22],"allows":[23],"designer":[25],"to":[26,34,58,122,140],"apply":[27],"standard":[28,59],"hardware":[29],"tools":[33,114],"dynamically":[38],"reconfigurable":[39],"logic":[40],"(DRL).":[41],"The":[42,85,110,145],"technique":[43,86],"involves":[44,133],"conversion":[46],"dynamic":[49,83,131],"into":[51,80],"multiple":[52],"static":[53],"designs,":[54],"suitable":[55],"input":[57],"synthesis":[60],"APR":[62],"tools.":[63],"For":[64],"timing":[65],"functional":[67],"after":[69],"APR,":[70],"sections":[72,142],"can":[76],"then":[77],"be":[78,119],"recombined":[79],"single":[82],"system.":[84],"has":[87],"been":[88],"automated":[89],"by":[90],"an":[92],"DRL":[94],"tool":[96],"named":[97],"DCSTech,":[98],"which":[99],"is":[100,158],"part":[101],"Dynamic":[104],"Circuit":[105],"Switching":[106],"(DCS)":[107],"CAD":[108,126],"framework.":[109],"principles":[111],"behind":[112],"are":[115],"generic":[116],"should":[118],"readily":[120],"extensible":[121],"other":[123],"architectures":[124],"toolsets.":[127],"Implementation":[128],"system":[132],"production":[135],"partial":[137],"configuration":[138],"bitstreams":[139],"load":[141],"circuitry.":[144],"process":[146],"creating":[148],"such":[149],"bitstreams,":[150],"final":[152],"stage":[153],"our":[155],"flow,":[157],"summarized.":[159]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}