{"id":"https://openalex.org/W2034526989","doi":"https://doi.org/10.1145/43950.1047330","title":"AUTOMATIC FORMAL VERIFICATION OF DIGITAL SYSTEMS USING PROLOG","display_name":"AUTOMATIC FORMAL VERIFICATION OF DIGITAL SYSTEMS USING PROLOG","publication_year":1988,"publication_date":"1988-04-01","ids":{"openalex":"https://openalex.org/W2034526989","doi":"https://doi.org/10.1145/43950.1047330","mag":"2034526989"},"language":"en","primary_location":{"id":"doi:10.1145/43950.1047330","is_oa":true,"landing_page_url":"https://doi.org/10.1145/43950.1047330","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/43950.1047330","source":{"id":"https://openalex.org/S4210208874","display_name":"ACM SIGCHI Bulletin","issn_l":"0736-6906","issn":["0736-6906","1558-1217"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315631","host_organization_name":"SIGCHI","host_organization_lineage":["https://openalex.org/P4310315631"],"host_organization_lineage_names":["SIGCHI"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGCHI Bulletin","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/43950.1047330","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005386449","display_name":"Zmago Brezo\u010dnik","orcid":"https://orcid.org/0000-0003-4167-1882"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zmago Brezocnik","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110392882","display_name":"Bogomir Horvat","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bogomir Horvat","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005386449"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3972,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6288172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"4","first_page":"13","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.799311637878418},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7933343648910522},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6649929881095886},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6109536290168762},{"id":"https://openalex.org/keywords/prolog","display_name":"Prolog","score":0.5599255561828613},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5504881739616394},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5217897891998291},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.47544384002685547},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4670511782169342},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.46016284823417664},{"id":"https://openalex.org/keywords/b-method","display_name":"B-Method","score":0.4252728223800659},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3454558253288269},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1488777995109558},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.11354553699493408},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.0757811963558197}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799311637878418},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7933343648910522},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6649929881095886},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6109536290168762},{"id":"https://openalex.org/C81721847","wikidata":"https://www.wikidata.org/wiki/Q163468","display_name":"Prolog","level":2,"score":0.5599255561828613},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5504881739616394},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5217897891998291},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.47544384002685547},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4670511782169342},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.46016284823417664},{"id":"https://openalex.org/C192698709","wikidata":"https://www.wikidata.org/wiki/Q3085774","display_name":"B-Method","level":3,"score":0.4252728223800659},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3454558253288269},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1488777995109558},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.11354553699493408},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0757811963558197}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/43950.1047330","is_oa":true,"landing_page_url":"https://doi.org/10.1145/43950.1047330","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/43950.1047330","source":{"id":"https://openalex.org/S4210208874","display_name":"ACM SIGCHI Bulletin","issn_l":"0736-6906","issn":["0736-6906","1558-1217"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315631","host_organization_name":"SIGCHI","host_organization_lineage":["https://openalex.org/P4310315631"],"host_organization_lineage_names":["SIGCHI"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGCHI Bulletin","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/43950.1047330","is_oa":true,"landing_page_url":"https://doi.org/10.1145/43950.1047330","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/43950.1047330","source":{"id":"https://openalex.org/S4210208874","display_name":"ACM SIGCHI Bulletin","issn_l":"0736-6906","issn":["0736-6906","1558-1217"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315631","host_organization_name":"SIGCHI","host_organization_lineage":["https://openalex.org/P4310315631"],"host_organization_lineage_names":["SIGCHI"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGCHI Bulletin","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2034526989.pdf","grobid_xml":"https://content.openalex.org/works/W2034526989.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2106507440","https://openalex.org/W3023586562","https://openalex.org/W2162615969","https://openalex.org/W1928822090","https://openalex.org/W2105593427","https://openalex.org/W2800324237","https://openalex.org/W3120172095","https://openalex.org/W1972950378","https://openalex.org/W2096723742","https://openalex.org/W3082696694"],"abstract_inverted_index":{"An":[0],"approach":[1,29],"for":[2],"automatic":[3],"formal":[4,21],"verification":[5],"of":[6,15,45],"digital":[7],"hardware":[8,34],"designs":[9],"named":[10],"VERDIS":[11],"is":[12,18],"presented.":[13],"Validation":[14],"design":[16,35,59],"correctness":[17],"made":[19],"by":[20],"proof":[22],"as":[23],"an":[24],"alternative":[25],"to":[26,52],"the":[27,58],"traditional":[28],"which":[30],"utilizes":[31],"simulation.":[32],"A":[33],"methodology":[36],"based":[37],"on":[38],"this":[39],"framework":[40],"entails:a)":[41],"writing":[42],"a":[43,49],"specification":[44],"required":[46],"design,b)":[47],"designing":[48],"circuit":[50],"intended":[51],"implement":[53],"it,c)":[54],"proving":[55],"mathematically":[56],"that":[57],"meets":[60],"its":[61],"specification.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}