{"id":"https://openalex.org/W7202387715","doi":"https://doi.org/10.1145/3814576.3814595","title":"SYNtzulu-Conv: Enabling Spiking 2D Convolutions for Sensor Data Analysis on Low-Power FPGAs","display_name":"SYNtzulu-Conv: Enabling Spiking 2D Convolutions for Sensor Data Analysis on Low-Power FPGAs","publication_year":2026,"publication_date":"2026-06-17","ids":{"openalex":"https://openalex.org/W7202387715","doi":"https://doi.org/10.1145/3814576.3814595"},"language":null,"primary_location":{"id":"doi:10.1145/3814576.3814595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3814576.3814595","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3814576.3814595","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083767339","display_name":"Gianluca Leone","orcid":"https://orcid.org/0000-0001-5265-0759"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Leone","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5265-0759","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147105825","display_name":"Federico Mura","orcid":"https://orcid.org/0009-0006-8594-2583"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Federico Mura","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"],"raw_orcid":"https://orcid.org/0009-0006-8594-2583","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Raffo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9683-009X","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Meloni","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8106-4641","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy","institution_ids":["https://openalex.org/I172446870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":null,"topics":[],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7110000252723694},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6985999941825867},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6836000084877014},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.623199999332428},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5896000266075134},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5794000029563904},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.33329999446868896},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.33169999718666077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7827000021934509},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7110000252723694},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6985999941825867},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6836000084877014},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.623199999332428},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5896000266075134},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5794000029563904},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.42289999127388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42250001430511475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4171000123023987},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35749998688697815},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.33329999446868896},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.33169999718666077},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.30979999899864197},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.3027999997138977},{"id":"https://openalex.org/C24590314","wikidata":"https://www.wikidata.org/wiki/Q336038","display_name":"Wireless sensor network","level":2,"score":0.2971999943256378},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.27889999747276306},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.2777999937534332},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C76935873","wikidata":"https://www.wikidata.org/wiki/Q209121","display_name":"Image sensor","level":2,"score":0.26420000195503235},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.2596000134944916},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3814576.3814595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3814576.3814595","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3814576.3814595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3814576.3814595","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W2088192327","https://openalex.org/W2138913040","https://openalex.org/W2162800060","https://openalex.org/W2749476078","https://openalex.org/W2951749218","https://openalex.org/W3124716720","https://openalex.org/W3162159851","https://openalex.org/W3183719272","https://openalex.org/W3214253320","https://openalex.org/W4226340880","https://openalex.org/W4226443758","https://openalex.org/W4291910404","https://openalex.org/W4312044827","https://openalex.org/W4327808459","https://openalex.org/W4361764341","https://openalex.org/W4367663352","https://openalex.org/W4385482698","https://openalex.org/W4389210479","https://openalex.org/W4393140379","https://openalex.org/W4394882899","https://openalex.org/W4402259494","https://openalex.org/W4402352451","https://openalex.org/W4403789456","https://openalex.org/W4404711736","https://openalex.org/W4405270022","https://openalex.org/W4408522349","https://openalex.org/W4410204488","https://openalex.org/W4410887314","https://openalex.org/W4411996256","https://openalex.org/W4414321864","https://openalex.org/W7118566592","https://openalex.org/W7125953057","https://openalex.org/W7130331860"],"related_works":[],"abstract_inverted_index":{"Spiking":[0],"Neural":[1],"Networks":[2],"(SNNs)":[3],"are":[4],"energy-efficient":[5],"algorithms":[6],"that":[7,172],"have":[8],"proven":[9],"effective":[10],"for":[11,31,95,103,115,125],"AI-based":[12],"sensor-data":[13],"processing":[14],"at":[15],"the":[16,49,57,64,143,162,180],"edge.":[17],"The":[18,108,165],"new":[19,89],"generation":[20],"of":[21,60,67,173,186],"high-density":[22],"sensor":[23,50,81,105],"arrays":[24],"enables":[25],"augmented":[26],"decoding":[27,123],"and":[28,70,99,121,129,131,134,189],"classification":[29],"capabilities":[30],"sensing":[32,82],"devices,":[33],"however,":[34],"similarly":[35],"to":[36,56,74,171,198],"what":[37],"has":[38],"been":[39],"observed":[40],"in":[41,161],"image":[42],"processing,":[43],"dense":[44,175],"layers":[45],"become":[46],"impractical":[47],"as":[48],"array":[51],"size":[52],"increases,":[53],"both":[54],"due":[55],"growing":[58],"number":[59],"channels,":[61],"which":[62],"increases":[63],"memory":[65,181],"footprint":[66,182],"AI":[68],"models,":[69],"because":[71],"they":[72],"fail":[73],"capture":[75],"spatial":[76],"features":[77],"inherently":[78],"present":[79],"when":[80],"areas":[83],"overlap.":[84],"This":[85],"paper":[86],"introduces":[87],"a":[88,111,122,132,147,152,174,184],"end-to-end":[90],"spiking":[91,137],"convolutional":[92,136],"accelerator,":[93],"designed":[94],"deployment":[96],"on":[97,146,151],"low-cost":[98],"low-power":[100],"FPGA":[101],"devices":[102],"high-count":[104],"data":[106,127],"analysis.":[107],"system":[109],"integrates":[110],"RISC-V":[112],"softcore":[113],"responsible":[114],"managing":[116],"input/output":[117],"dataflow,":[118],"an":[119],"encoding":[120],"slot":[124],"sample-to-spike":[126],"conversion":[128],"viceversa,":[130],"programmable":[133],"sparsity-aware":[135],"neural":[138],"network":[139],"accelerator.":[140],"We":[141],"evaluated":[142],"system,":[144],"implemented":[145],"Lattice":[148],"iCE40UP5K":[149],"FPGA,":[150],"High-Density":[153],"surface":[154],"EMG":[155],"continuous":[156],"force":[157],"tracking":[158],"task":[159],"included":[160],"Hyser":[163],"dataset.":[164],"proposed":[166],"solution":[167],"achieves":[168],"accuracy":[169],"comparable":[170],"baseline":[176],"model,":[177],"while":[178],"reducing":[179],"by":[183],"factor":[185],"5.1":[187],"\u00d7":[188],"dissipating":[190],"only":[191],"35":[192],"pJ":[193],"per":[194],"synaptic":[195],"operation,":[196],"corresponding":[197],"6.8":[199],"mW":[200],"during":[201],"inference.":[202]},"counts_by_year":[],"updated_date":"2026-08-14T07:06:38.338062","created_date":"2026-08-14T00:00:00"}