{"id":"https://openalex.org/W7162813350","doi":"https://doi.org/10.1145/3805632","title":"cPMEM: A Design of Byte-Addressable Persistent Memory with Compute Express Link for Data Center Applications","display_name":"cPMEM: A Design of Byte-Addressable Persistent Memory with Compute Express Link for Data Center Applications","publication_year":2026,"publication_date":"2026-05-29","ids":{"openalex":"https://openalex.org/W7162813350","doi":"https://doi.org/10.1145/3805632"},"language":"en","primary_location":{"id":"doi:10.1145/3805632","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3805632","pdf_url":null,"source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033010675","display_name":"Gaocong Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I45928872","display_name":"Alibaba Group (China)","ror":"https://ror.org/00k642b80","country_code":"CN","type":"company","lineage":["https://openalex.org/I45928872"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gaocong Liu","raw_affiliation_strings":["Alibaba Cloud Computing, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0009-0001-8416-2124","affiliations":[{"raw_affiliation_string":"Alibaba Cloud Computing, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I45928872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049166242","display_name":"Mengting Lu","orcid":"https://orcid.org/0000-0003-2333-2123"},"institutions":[{"id":"https://openalex.org/I45928872","display_name":"Alibaba Group (China)","ror":"https://ror.org/00k642b80","country_code":"CN","type":"company","lineage":["https://openalex.org/I45928872"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengting Lu","raw_affiliation_strings":["Alibaba Cloud Computing, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0003-2333-2123","affiliations":[{"raw_affiliation_string":"Alibaba Cloud Computing, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I45928872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137380904","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0002-5206-5311"},"institutions":[{"id":"https://openalex.org/I45928872","display_name":"Alibaba Group (China)","ror":"https://ror.org/00k642b80","country_code":"CN","type":"company","lineage":["https://openalex.org/I45928872"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["Alibaba Cloud Computing, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0002-5206-5311","affiliations":[{"raw_affiliation_string":"Alibaba Cloud Computing, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I45928872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137397148","display_name":"Feng Zhu","orcid":"https://orcid.org/0009-0008-1119-3422"},"institutions":[{"id":"https://openalex.org/I45928872","display_name":"Alibaba Group (China)","ror":"https://ror.org/00k642b80","country_code":"CN","type":"company","lineage":["https://openalex.org/I45928872"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Zhu","raw_affiliation_strings":["Alibaba Cloud Computing, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0009-0008-1119-3422","affiliations":[{"raw_affiliation_string":"Alibaba Cloud Computing, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I45928872"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137376629","display_name":"Shu Li","orcid":"https://orcid.org/0000-0002-7215-7619"},"institutions":[{"id":"https://openalex.org/I45928872","display_name":"Alibaba Group (China)","ror":"https://ror.org/00k642b80","country_code":"CN","type":"company","lineage":["https://openalex.org/I45928872"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shu Li","raw_affiliation_strings":["Alibaba Cloud Computing, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0002-7215-7619","affiliations":[{"raw_affiliation_string":"Alibaba Cloud Computing, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I45928872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45928872"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.76831421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.3598000109195709,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.3598000109195709,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.3395000100135803,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.09799999743700027,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.7573000192642212},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.7498000264167786},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6972000002861023},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.692300021648407},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6040999889373779},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5871999859809875},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5667999982833862},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5169000029563904},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4699999988079071},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.44179999828338623},{"id":"https://openalex.org/keywords/data-center","display_name":"Data center","score":0.43799999356269836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7689999938011169},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.7573000192642212},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.7498000264167786},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6972000002861023},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.692300021648407},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6040999889373779},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5871999859809875},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5667999982833862},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5169000029563904},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4699999988079071},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.44179999828338623},{"id":"https://openalex.org/C153740404","wikidata":"https://www.wikidata.org/wiki/Q671224","display_name":"Data center","level":2,"score":0.43799999356269836},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43720000982284546},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4172999858856201},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4169999957084656},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.38960000872612},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3878999948501587},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.37959998846054077},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.37959998846054077},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3741999864578247},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.367900013923645},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.36419999599456787},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.361299991607666},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.36039999127388},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.35670000314712524},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.3458999991416931},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.3416000008583069},{"id":"https://openalex.org/C2985957978","wikidata":"https://www.wikidata.org/wiki/Q492","display_name":"Human memory","level":3,"score":0.33160001039505005},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.33070001006126404},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3264999985694885},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.31709998846054077},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.31520000100135803},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.3125999867916107},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.3061000108718872},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.3025999963283539},{"id":"https://openalex.org/C156731835","wikidata":"https://www.wikidata.org/wiki/Q751740","display_name":"Memory leak","level":4,"score":0.2962999939918518},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.28790000081062317},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.2847999930381775},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.2802000045776367}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3805632","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3805632","pdf_url":null,"source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1984427459","https://openalex.org/W1992755462","https://openalex.org/W2006798699","https://openalex.org/W2028802049","https://openalex.org/W2048588974","https://openalex.org/W2102449048","https://openalex.org/W2118870365","https://openalex.org/W2123845384","https://openalex.org/W2124306283","https://openalex.org/W2124818926","https://openalex.org/W2144379310","https://openalex.org/W2147926533","https://openalex.org/W2157808045","https://openalex.org/W2171003402","https://openalex.org/W2171724053","https://openalex.org/W2526202524","https://openalex.org/W2592978932","https://openalex.org/W2625240777","https://openalex.org/W2757797997","https://openalex.org/W2763607872","https://openalex.org/W2795182149","https://openalex.org/W2898191556","https://openalex.org/W2913364308","https://openalex.org/W2978248638","https://openalex.org/W2989614434","https://openalex.org/W3000271263","https://openalex.org/W3005039133","https://openalex.org/W3007317489","https://openalex.org/W3035912074","https://openalex.org/W4207000361","https://openalex.org/W4211133312","https://openalex.org/W4238185613","https://openalex.org/W4241729479","https://openalex.org/W4244155122","https://openalex.org/W4247352113","https://openalex.org/W4281987317","https://openalex.org/W4312932778","https://openalex.org/W4387491011"],"related_works":[],"abstract_inverted_index":{"Persistent":[0],"memory":[1,11,15,56,88,102,106,117,139,155,185,194,203],"has":[2],"emerged":[3],"as":[4,59,90],"a":[5,97,104,135,141],"groundbreaking":[6],"solution":[7],"for":[8,35,82,182],"byte-addressable":[9,137],"storage-class":[10],"(SCM).":[12],"While":[13],"persistent":[14,55,87,101,105,116,138,154,184],"is":[16],"highly":[17],"desirable":[18],"due":[19],"to":[20,54,189],"its":[21,36],"advantages":[22],"in":[23,38],"high":[24,44],"capacity,":[25],"performance,":[26],"and":[27,46,62,67,109,119,166,174,205],"cost-effectiveness,":[28],"novel":[29],"system":[30,69,99,110,132],"architecture":[31],"solutions":[32],"are":[33,51,120],"required":[34],"adoption":[37],"data":[39,73,123],"center":[40,74,124],"applications":[41],"that":[42,113,178],"demand":[43],"performance":[45,188],"reliability.":[47],"The":[48],"major":[49],"challenges":[50],"issues":[52,118],"related":[53],"media,":[57],"such":[58],"endurance,":[60],"retention,":[61],"reliability,":[63],"along":[64],"with":[65,122,140],"hardware":[66],"software":[68,111],"integration":[70],"within":[71],"the":[72,78,91,131],"platform.":[75],"To":[76],"reduce":[77],"total":[79],"service":[80],"cost":[81],"end":[83],"users":[84],"by":[85],"utilizing":[86],"media":[89],"main":[92],"memory,":[93],"we":[94,129],"have":[95],"developed":[96],"comprehensive":[98],"comprising":[100],"chips,":[103],"controller,":[107],"firmware,":[108],"layers":[112],"effectively":[114],"mitigate":[115],"compatible":[121],"applications.":[125,172],"In":[126],"this":[127],"paper,":[128],"discuss":[130],"design":[133,148,180],"of":[134],"high-performance":[136],"Compute":[142],"Express":[143],"Link":[144],"(CXL)":[145],"interface.":[146],"This":[147],"choice":[149],"was":[150,158],"based":[151],"on":[152,160,168],"real-world":[153],"limitations.":[156],"It":[157],"implemented":[159],"Application-Specific":[161],"Integrated":[162],"Circuit":[163],"(ASIC)":[164],"platform,":[165],"tested":[167],"in-memory":[169],"database":[170],"(IMDB)":[171],"Bandwidth":[173],"latency":[175],"results":[176],"show":[177],"our":[179],"approach":[181],"CXL":[183,190],"offers":[186],"comparable":[187],"dynamic":[191],"random":[192],"access":[193],"(DRAM)":[195],"under":[196],"certain":[197],"test":[198],"cases":[199],"while":[200],"providing":[201],"increased":[202],"capacity":[204],"reduced":[206],"cost.":[207]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-05-30T00:00:00"}