{"id":"https://openalex.org/W7162413371","doi":"https://doi.org/10.1145/3801489.3806906","title":"\u03bc-VF: Enabling Virtualization of Embedded FPGAs","display_name":"\u03bc-VF: Enabling Virtualization of Embedded FPGAs","publication_year":2026,"publication_date":"2026-05-26","ids":{"openalex":"https://openalex.org/W7162413371","doi":"https://doi.org/10.1145/3801489.3806906"},"language":null,"primary_location":{"id":"doi:10.1145/3801489.3806906","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801489.3806906","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Abstracts of the 2026 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801489.3806906","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120536920","display_name":"Vincenzo Alessio Bucaria","orcid":"https://orcid.org/0009-0008-0837-4070"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Alessio Bucaria","raw_affiliation_strings":["University of Messina, Messina, Italy"],"raw_orcid":"https://orcid.org/0009-0008-0837-4070","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy","institution_ids":["https://openalex.org/I112862951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137068402","display_name":"Francesco Longo","orcid":"https://orcid.org/0000-0001-6299-140X"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]},{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Longo","raw_affiliation_strings":["University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6299-140X","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy","institution_ids":["https://openalex.org/I112862951","https://openalex.org/I4210152452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137044137","display_name":"Giovanni Merlino","orcid":"https://orcid.org/0000-0002-1469-7860"},"institutions":[{"id":"https://openalex.org/I112862951","display_name":"University of Messina","ror":"https://ror.org/05ctdxz19","country_code":"IT","type":"education","lineage":["https://openalex.org/I112862951"]},{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Merlino","raw_affiliation_strings":["University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1469-7860","affiliations":[{"raw_affiliation_string":"University of Messina, Messina, Italy and CINI: National Interuniversity Consortium for Informatics, Rome, Italy","institution_ids":["https://openalex.org/I112862951","https://openalex.org/I4210152452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137075793","display_name":"Francesco Restuccia","orcid":"https://orcid.org/0000-0002-4999-4507"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francesco Restuccia","raw_affiliation_strings":["Northeastern University, Boston, USA"],"raw_orcid":"https://orcid.org/0000-0002-4999-4507","affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.55968769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.20900000631809235,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.20900000631809235,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.15520000457763672,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.11900000274181366,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.7616999745368958},{"id":"https://openalex.org/keywords/hypervisor","display_name":"Hypervisor","score":0.5701000094413757},{"id":"https://openalex.org/keywords/hardware-virtualization","display_name":"Hardware virtualization","score":0.5680999755859375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4659999907016754},{"id":"https://openalex.org/keywords/full-virtualization","display_name":"Full virtualization","score":0.4652999937534332},{"id":"https://openalex.org/keywords/application-virtualization","display_name":"Application virtualization","score":0.41620001196861267},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.412200003862381}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7623999714851379},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.7616999745368958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6320000290870667},{"id":"https://openalex.org/C112904061","wikidata":"https://www.wikidata.org/wiki/Q1077480","display_name":"Hypervisor","level":4,"score":0.5701000094413757},{"id":"https://openalex.org/C68793194","wikidata":"https://www.wikidata.org/wiki/Q1616095","display_name":"Hardware virtualization","level":5,"score":0.5680999755859375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49790000915527344},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4659999907016754},{"id":"https://openalex.org/C47878483","wikidata":"https://www.wikidata.org/wiki/Q848333","display_name":"Full virtualization","level":4,"score":0.4652999937534332},{"id":"https://openalex.org/C13062989","wikidata":"https://www.wikidata.org/wiki/Q651531","display_name":"Application virtualization","level":5,"score":0.41620001196861267},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.412200003862381},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.35839998722076416},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3334999978542328},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.33239999413490295},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28209999203681946},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.2671999931335449},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.26109999418258667},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.2547000050544739}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801489.3806906","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801489.3806906","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Abstracts of the 2026 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801489.3806906","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801489.3806906","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Abstracts of the 2026 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2889734019","https://openalex.org/W2945162353","https://openalex.org/W3085331912","https://openalex.org/W4391884125","https://openalex.org/W4416927415"],"related_works":[],"abstract_inverted_index":{"Despite":[0],"growing":[1],"interest":[2],"in":[3,195,248],"virtualization":[4,60,80,175],"of":[5,155,181],"Field-Programmable":[6],"Gate":[7],"Arrays":[8],"(FPGAs),":[9],"existing":[10],"approaches":[11],"predominantly":[12],"target":[13],"datacenter-class":[14],"FPGAs,":[15],"which":[16],"heavily":[17],"rely":[18],"on":[19,68,111,157],"external":[20,132],"servers":[21],"for":[22,33,90,189,213,229,234,265],"hypervisor":[23],"execution":[24,212],"and":[25,40,94,108,144,232],"resource":[26],"management.":[27],"This":[28],"significantly":[29,96],"limits":[30],"their":[31],"suitability":[32],"edge":[34,266],"environments":[35],"where":[36],"autonomy,":[37],"energy":[38],"efficiency,":[39],"direct":[41],"low-latency":[42],"access":[43,120,146,207],"to":[44,64,121,147,193,203,210,217],"physical":[45],"Input/Output":[46,134],"(I/O)":[47],"are":[48],"critical.":[49],"To":[50],"address":[51],"this":[52,54],"goal,":[53],"work":[55],"presents":[56],"\u00b5-VF,":[57],"a":[58,106,122,153,158],"lightweight":[59],"framework":[61],"specifically":[62],"designed":[63],"enable":[65],"robust":[66],"multi-tenancy":[67],"embedded":[69,257],"FPGAs":[70,258],"operating":[71,165,252],"autonomously":[72],"at":[73,166],"the":[74,84,88,112,138,173,182],"network":[75],"edge.":[76],"\u00b5-VF":[77,129,156,199,255],"embeds":[78],"all":[79],"logic":[81,184],"entirely":[82,253],"onboard":[83],"FPGA":[85],"unit,":[86],"eliminating":[87],"need":[89],"any":[91],"off-chip":[92],"infrastructure":[93],"thus":[95],"reducing":[97],"overall":[98],"system":[99],"power":[100],"consumption.":[101],"Each":[102],"tenant":[103,190],"operates":[104],"within":[105,137],"secure":[107],"isolated":[109],"container":[110],"on-chip":[113],"Processing":[114],"System":[115],"(PS),":[116],"coupled":[117],"with":[118,163,186,219,236],"exclusive":[119],"dedicated":[123],"Programmable":[124],"Logic":[125],"(PL)":[126],"region.":[127],"Additionally,":[128],"fully":[130],"virtualizes":[131],"General-Purpose":[133],"(GPIO)":[135],"directly":[136],"PL":[139,164],"fabric,":[140],"enabling":[141],"independent,":[142],"concurrent,":[143],"latency-sensitive":[145],"shared":[148],"peripherals.":[149],"We":[150],"have":[151],"implemented":[152],"prototype":[154],"Zynq":[159],"UltraScale+":[160],"ZCU102":[161],"board":[162],"100":[167],"MHz.":[168],"Experimental":[169],"results":[170],"demonstrate":[171],"that":[172],"hardware":[174],"layer":[176],"utilizes":[177],"less":[178],"than":[179,241],"10%":[180],"FPGA's":[183],"resources,":[185],"85%":[187],"available":[188],"applications":[191],"compared":[192,209],"50%":[194],"prior":[196],"work.":[197],"Moreover,":[198],"adds":[200],"only":[201],"2.93%":[202],"Memory-Mapped":[204],"I/O":[205],"(MMIO)":[206],"latency":[208],"native":[211],"single-tenant":[214],"operation,":[215],"increasing":[216],"6.5%":[218],"four":[220],"concurrent":[221],"tenants.":[222],"Memory":[223],"throughput":[224,238],"overhead":[225],"remains":[226],"below":[227],"1.8%":[228],"write":[230],"operations":[231],"negligible":[233],"reads,":[235],"aggregate":[237],"20.58%":[239],"higher":[240],"previous":[242],"frameworks.":[243],"Hardware-based":[244],"GPIO":[245],"remapping":[246],"completes":[247],"20":[249],"ns.":[250],"By":[251],"on-device,":[254],"transforms":[256],"into":[259],"autonomous,":[260],"multi-tenant":[261],"computing":[262],"nodes":[263],"suitable":[264],"Infrastructure-as-a-Service":[267],"(IaaS)":[268],"deployments.":[269]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-05-27T00:00:00"}