{"id":"https://openalex.org/W7167898151","doi":"https://doi.org/10.1145/3801488.3806237","title":"An Embedded RISC-V Vector Extension for Edge-Oriented Acceleration","display_name":"An Embedded RISC-V Vector Extension for Edge-Oriented Acceleration","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7167898151","doi":"https://doi.org/10.1145/3801488.3806237"},"language":null,"primary_location":{"id":"doi:10.1145/3801488.3806237","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806237","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801488.3806237","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123234875","display_name":"Ane Corral","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ane Corral","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0009-0002-8552-3515","affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114971854","display_name":"I\u00f1igo D\u00edez De Ulzurrun","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I\u00f1igo D\u00edez de Ulzurrun","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0009-0008-2838-9288","affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054144481","display_name":"Alfonso Rodr\u00edguez","orcid":"https://orcid.org/0000-0001-6326-743X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfonso Rodr\u00edguez","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0001-6326-743X","affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5140413611","display_name":"Sergio Hern\u00e1ndez","orcid":"https://orcid.org/0009-0007-4420-6798"},"institutions":[{"id":"https://openalex.org/I37446213","display_name":"Indra (Spain)","ror":"https://ror.org/00vpq6g39","country_code":"ES","type":"company","lineage":["https://openalex.org/I37446213"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergio Hern\u00e1ndez","raw_affiliation_strings":["Indra Sistemas, Madrid, Spain"],"raw_orcid":"https://orcid.org/0009-0007-4420-6798","affiliations":[{"raw_affiliation_string":"Indra Sistemas, Madrid, Spain","institution_ids":["https://openalex.org/I37446213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056721185","display_name":"Eduardo Casanueva","orcid":null},"institutions":[{"id":"https://openalex.org/I37446213","display_name":"Indra (Spain)","ror":"https://ror.org/00vpq6g39","country_code":"ES","type":"company","lineage":["https://openalex.org/I37446213"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo Casanueva","raw_affiliation_strings":["Indra Sistemas, Madrid, Spain"],"raw_orcid":"https://orcid.org/0009-0001-9589-3109","affiliations":[{"raw_affiliation_string":"Indra Sistemas, Madrid, Spain","institution_ids":["https://openalex.org/I37446213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8072999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8072999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.11330000311136246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.021900000050663948,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intrinsics","display_name":"Intrinsics","score":0.7502999901771545},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7490000128746033},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.6949999928474426},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6247000098228455},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.5573999881744385},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5264000296592712},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4731000065803528},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.40230000019073486},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.39430001378059387},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.387800008058548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8065000176429749},{"id":"https://openalex.org/C2908650547","wikidata":"https://www.wikidata.org/wiki/Q20999234","display_name":"Intrinsics","level":2,"score":0.7502999901771545},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7490000128746033},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6949999928474426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6582000255584717},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6247000098228455},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.5573999881744385},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5264000296592712},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4731000065803528},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.40230000019073486},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.39430001378059387},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.387800008058548},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.35989999771118164},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35989999771118164},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.34369999170303345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34139999747276306},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.32420000433921814},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.32359999418258667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32010000944137573},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.31279999017715454},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30869999527931213},{"id":"https://openalex.org/C85918911","wikidata":"https://www.wikidata.org/wiki/Q904336","display_name":"MMX","level":2,"score":0.2969000041484833},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2896000146865845},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.2874999940395355},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.2865999937057495},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.27900001406669617},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2743000090122223},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2727000117301941},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.2700999975204468},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.2696000039577484},{"id":"https://openalex.org/C57691317","wikidata":"https://www.wikidata.org/wiki/Q1289248","display_name":"Scalar (mathematics)","level":2,"score":0.26170000433921814},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.25209999084472656},{"id":"https://openalex.org/C139352143","wikidata":"https://www.wikidata.org/wiki/Q82571","display_name":"Linear algebra","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801488.3806237","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806237","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801488.3806237","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806237","pdf_url":null,"source":null,"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W4394805411","https://openalex.org/W4413755546","https://openalex.org/W4414956367"],"related_works":[],"abstract_inverted_index":{"The":[0,73,130],"contemporary":[1],"computational":[2],"landscape":[3],"is":[4,133,152],"increasingly":[5],"defined":[6],"by":[7,155],"the":[8,33,40,52,79,92,96,99,102,106,118,169],"intensive":[9],"data-processing":[10],"requirements.":[11],"To":[12],"address":[13],"these":[14],"demands,":[15],"Single":[16],"Instruction":[17,43],"Multiple":[18],"Data":[19],"(SIMD)":[20],"strategies":[21],"have":[22],"emerged":[23],"as":[24,88],"a":[25,76,89,146],"critical":[26],"approach":[27],"for":[28,67],"accelerating":[29],"data-intensive":[30],"workloads":[31],"through":[32,51,138],"parallelization":[34],"of":[35,78],"operations.":[36,86],"Within":[37],"this":[38],"context,":[39],"open":[41],"RISC-V":[42,53,164,170],"Set":[44],"Architecture":[45],"(ISA)":[46],"enables":[47],"efficient":[48],"SIMD":[49],"computation":[50],"Vector":[54,62,165],"Extension":[55],"(RVV).":[56],"This":[57],"paper":[58],"presents":[59],"an":[60],"open-source":[61],"Processing":[63],"Unit":[64],"(VPU)":[65],"designed":[66],"high-performance":[68],"tasks":[69],"within":[70,95],"embedded":[71],"systems.":[72],"architecture":[74],"implements":[75],"subset":[77],"Zve32x":[80],"sub-extension,":[81],"supporting":[82],"32":[83],"bit":[84],"integer":[85],"Integrated":[87],"coprocessor":[90],"to":[91,125],"CV32E20":[93],"core":[94],"X-HEEP":[97],"platform,":[98],"accelerator":[100],"extends":[101],"scalar":[103],"processor":[104],"via":[105,117],"CORE-V":[107],"eXtension":[108],"Interface":[109,121],"(CV-X-IF)":[110],"v1.0,":[111],"while":[112],"memory":[113],"transactions":[114],"are":[115],"managed":[116],"Open":[119],"Bus":[120],"(OBI)":[122],"v1.0":[123],"protocol":[124],"maintain":[126],"high":[127],"data":[128],"throughput.":[129],"proposed":[131],"VPU":[132],"validated":[134],"using":[135,163],"data-parallel":[136],"kernels":[137],"both":[139],"RTL":[140],"simulation":[141],"and":[142],"hardware":[143],"implementation":[144],"on":[145],"Xilinx":[147],"Pynq-Z2":[148],"FPGA.":[149],"Compiler":[150,172],"support":[151],"also":[153],"analyzed":[154],"comparing":[156],"standard":[157],"C":[158,166],"auto-vectorization":[159],"with":[160],"manual":[161],"vectorization":[162],"intrinsics":[167],"in":[168],"GNU":[171],"Toolchain.":[173]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-07-11T00:00:00"}