{"id":"https://openalex.org/W7167897854","doi":"https://doi.org/10.1145/3801488.3806235","title":"Evaluating the Impact of a Vector Co-Processor on a Memory System through Hybrid Simulation","display_name":"Evaluating the Impact of a Vector Co-Processor on a Memory System through Hybrid Simulation","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7167897854","doi":"https://doi.org/10.1145/3801488.3806235"},"language":null,"primary_location":{"id":"doi:10.1145/3801488.3806235","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806235","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801488.3806235","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067853742","display_name":"Jefferson Parker Jones","orcid":"https://orcid.org/0009-0006-6363-7465"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"J Parker Jones","raw_affiliation_strings":["TU Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0009-0006-6363-7465","affiliations":[{"raw_affiliation_string":"TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel Mueller-Gritschneder","raw_affiliation_strings":["TU Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0003-0903-631X","affiliations":[{"raw_affiliation_string":"TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.4884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.4884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.15839999914169312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.13420000672340393,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.529699981212616},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4553000032901764},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.45260000228881836},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.42989999055862427},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4259999990463257},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4174000024795532},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4146000146865845},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4075999855995178},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.3962000012397766}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7838000059127808},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.595300018787384},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.529699981212616},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4553000032901764},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.45260000228881836},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.42989999055862427},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4259999990463257},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4174000024795532},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4146000146865845},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4075999855995178},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3962000012397766},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.39089998602867126},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3853999972343445},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3801000118255615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37540000677108765},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.3662000000476837},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3531000018119812},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.35199999809265137},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3434999883174896},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.3310999870300293},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.32100000977516174},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.31779998540878296},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.29190000891685486},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.29179999232292175},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2890999913215637},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.26330000162124634},{"id":"https://openalex.org/C50897621","wikidata":"https://www.wikidata.org/wiki/Q2665508","display_name":"Hybrid system","level":2,"score":0.2574999928474426},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2529999911785126},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801488.3806235","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806235","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801488.3806235","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806235","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2147657366","https://openalex.org/W3203530736","https://openalex.org/W4307079523","https://openalex.org/W4406265411","https://openalex.org/W4412066046","https://openalex.org/W4414956367"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,61,69,77,121,129,165],"proliferation":[2],"of":[3,13,72,113,132,138,179],"data-hungry":[4,74],"accelerators":[5],"and":[6,15,30,56,80,162,172],"co-processors":[7],"in":[8,65,110,120,147,169,177,182],"embedded":[9],"system":[10,38,79,101,174],"design,":[11],"co-design":[12],"processors":[14,26],"memory":[16,32,37,63,78,100],"systems":[17],"is":[18],"becoming":[19],"more":[20],"important.":[21],"Current":[22],"simulation":[23,39,87],"techniques":[24,35],"for":[25,36,117],"rely":[27],"on":[28,76,158],"oversimplified":[29],"inflexible":[31],"models,":[33],"while":[34],"tend":[40],"to":[41,67,115,143],"only":[42],"utilize":[43],"simple":[44,93],"processor":[45,55,94,171],"models.":[46],"In":[47],"this":[48,85],"work,":[49],"we":[50,89,125],"integrate":[51],"a":[52,73,103,133,136,144,159,170,178],"cycle-accurate":[53],"Verilator":[54],"vector":[57,130],"co-processor":[58,75,104,134,173],"model":[59],"with":[60,102],"gem5":[62],"simulator":[64],"order":[66],"evaluate":[68],"full":[70],"impact":[71],"main":[81],"core":[82],"performance.":[83],"Using":[84],"hybrid":[86],"setup,":[88],"show":[90,126],"that":[91,127,163],"existing":[92],"models":[95],"are":[96],"insufficient":[97],"when":[98],"modeling":[99],"which":[105],"has":[106],"long-latency":[107],"instructions,":[108],"resulting":[109],"an":[111],"error":[112],"up":[114,142],"86.3%":[116],"cycles":[118],"executed":[119],"worst":[122],"case.":[123],"Additionally,":[124],"increasing":[128],"length":[131],"by":[135,154],"factor":[137],"4":[139],"can":[140,175],"cause":[141],"47.4%":[145],"increase":[146,181],"average":[148,183],"instruction":[149],"cache":[150],"miss":[151,185],"latency":[152],"caused":[153],"increased":[155],"burst":[156],"traffic":[157],"shared":[160],"bus,":[161],"doubling":[164],"total":[166],"in-flight":[167],"instructions":[168],"result":[176],"38.3%":[180],"I-Cache":[184],"latency.":[186]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-07-11T00:00:00"}