{"id":"https://openalex.org/W7167940656","doi":"https://doi.org/10.1145/3801488.3806232","title":"Hardware-Enforced Throughput Quotas for Mitigating Accelerator Interference in Mixed-Criticality SoCs","display_name":"Hardware-Enforced Throughput Quotas for Mitigating Accelerator Interference in Mixed-Criticality SoCs","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7167940656","doi":"https://doi.org/10.1145/3801488.3806232"},"language":null,"primary_location":{"id":"doi:10.1145/3801488.3806232","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806232","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801488.3806232","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087330037","display_name":"Chang Feng","orcid":"https://orcid.org/0000-0002-9074-8690"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Feng Chang","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0000-0002-9074-8690","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5140425666","display_name":"Omar Alymlahi","orcid":"https://orcid.org/0009-0005-4475-5119"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Omar Alymlahi","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0009-0005-4475-5119","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115604291","display_name":"Francisco Fuentes","orcid":"https://orcid.org/0009-0004-7019-5373"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco Fuentes","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0009-0004-7019-5373","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5140423542","display_name":"Eric Rufart","orcid":"https://orcid.org/0009-0001-6211-8819"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eric Rufart","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0009-0001-6211-8819","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041378075","display_name":"Sergi Alcaide","orcid":"https://orcid.org/0000-0001-8561-7795"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergi Alcaide","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0000-0001-8561-7795","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020861175","display_name":"Jaume Abella","orcid":"https://orcid.org/0000-0001-7951-4028"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jaume Abella","raw_affiliation_strings":["High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"],"raw_orcid":"https://orcid.org/0000-0001-7951-4028","affiliations":[{"raw_affiliation_string":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8532000184059143,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8532000184059143,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.04839999973773956,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.031099999323487282,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5637000203132629},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5358999967575073},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5139999985694885},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5110999941825867},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.4812000095844269},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.42329999804496765},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3725000023841858}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6151000261306763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5900999903678894},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5637000203132629},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5358999967575073},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5139999985694885},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5110999941825867},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.4812000095844269},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.45350000262260437},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.42329999804496765},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3725000023841858},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.32670000195503235},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.313400000333786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3077999949455261},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29980000853538513},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2806999981403351},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27320000529289246},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2578999996185303},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.25589999556541443},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.2542000114917755},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2524999976158142},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801488.3806232","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806232","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801488.3806232","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801488.3806232","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.44995325803756714,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4506250688","display_name":null,"funder_award_id":"PID2024-155745OB-I00","funder_id":"https://openalex.org/F4320315062","funder_display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades"},{"id":"https://openalex.org/G6650925006","display_name":"ULTRA-ENERGY EFFICIENT AND SECURE NEUROMORPHIC SENSING AND PROCESSING AT THE ENDPOINT","funder_award_id":"101070679","funder_id":"https://openalex.org/F4320338444","funder_display_name":"HORIZON EUROPE Digital, Industry and Space"},{"id":"https://openalex.org/G987795453","display_name":"Scalable and Quantum Resilient Heterogeneous Edge Computing enabling Trustworthy AI","funder_award_id":"101140087","funder_id":"https://openalex.org/F4320338444","funder_display_name":"HORIZON EUROPE Digital, Industry and Space"}],"funders":[{"id":"https://openalex.org/F4320315062","display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","ror":null},{"id":"https://openalex.org/F4320338444","display_name":"HORIZON EUROPE Digital, Industry and Space","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1908779269","https://openalex.org/W2149075075","https://openalex.org/W2344136895","https://openalex.org/W2945035822","https://openalex.org/W3092416673","https://openalex.org/W4280634470","https://openalex.org/W4404332181"],"related_works":[],"abstract_inverted_index":{"As":[0],"open-source":[1,46],"Systems-on-Chip":[2],"(SoCs)":[3],"scale":[4],"in":[5],"complexity,":[6],"mitigating":[7],"timing":[8],"interference":[9],"across":[10],"shared":[11],"resources":[12],"remains":[13],"a":[14,73],"critical":[15,111],"challenge":[16],"for":[17,110],"mixed-criticality":[18],"applications.":[19],"This":[20,70],"issue":[21],"is":[22],"exacerbated":[23],"by":[24],"the":[25,53,63,78,95,119,126,141],"integration":[26],"of":[27,107],"data-intensive":[28],"IP":[29],"cores,":[30],"whose":[31],"bursty,":[32],"high-bandwidth":[33],"traffic":[34,122],"can":[35],"easily":[36],"monopolize":[37],"interconnects":[38],"and":[39,114],"starve":[40],"latency-sensitive":[41],"general-purpose":[42],"processors.":[43],"While":[44],"existing":[45],"Performance":[47],"Monitor":[48],"Units":[49],"(PMUs),":[50],"such":[51],"as":[52],"original":[54],"SafeSU":[55,79,143],"architecture,":[56],"provide":[57],"cycle-level":[58],"contention":[59],"observability,":[60],"they":[61],"lack":[62],"mechanisms":[64],"to":[65,77,140],"enforce":[66],"bandwidth":[67],"limits":[68],"natively.":[69],"paper":[71],"presents":[72],"significant":[74],"microarchitectural":[75],"extension":[76],"RTL":[80],"IP,":[81],"introducing":[82],"dynamic,":[83],"throughput-based":[84],"quotas.":[85],"By":[86],"monitoring":[87],"data":[88],"transfer":[89],"rates":[90],"over":[91],"software-configurable":[92],"time":[93],"windows,":[94],"upgraded":[96],"hardware":[97],"actively":[98],"throttles":[99],"bandwidth-heavy":[100],"\"noisy":[101],"neighbor\"":[102],"managers,":[103],"ensuring":[104],"strict":[105],"Quality":[106],"Service":[108],"(QoS)":[109],"cores.":[112],"Synthesis":[113],"functional":[115],"evaluations,":[116],"conducted":[117],"using":[118],"SafeTI":[120],"programmable":[121],"injector,":[123],"demonstrate":[124],"that":[125],"proposed":[127],"throughput-quota":[128],"mechanism":[129],"successfully":[130],"bounds":[131],"interconnect":[132],"saturation":[133],"while":[134],"incurring":[135],"minimal":[136],"area":[137],"overhead":[138],"compared":[139],"baseline":[142],"design.":[144]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-07-11T00:00:00"}