{"id":"https://openalex.org/W7166303066","doi":"https://doi.org/10.1145/3801487.3806068","title":"LLM-Driven Optimization for High-Level Synthesis","display_name":"LLM-Driven Optimization for High-Level Synthesis","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7166303066","doi":"https://doi.org/10.1145/3801487.3806068"},"language":null,"primary_location":{"id":"doi:10.1145/3801487.3806068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3801487.3806068","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5139465632","display_name":"Max Ramstad","orcid":"https://orcid.org/0009-0001-2974-1764"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Max Ramstad","raw_affiliation_strings":["Pacific Northwest National Labaratory, Richland, WA, USA"],"raw_orcid":"https://orcid.org/0009-0001-2974-1764","affiliations":[{"raw_affiliation_string":"Pacific Northwest National Labaratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057498242","display_name":"N\u00edcolas Bohm Agostini","orcid":"https://orcid.org/0000-0003-1855-3810"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicolas Bohm Agostini","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1855-3810","affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, WA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9452-120X","affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, WA, USA","institution_ids":["https://openalex.org/I142606810"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142606810"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.95369887,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7914999723434448,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7914999723434448,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.12970000505447388,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11948","display_name":"Machine Learning in Materials Science","score":0.009399999864399433,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7139000296592712},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6920999884605408},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6401000022888184},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.551800012588501},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5486000180244446},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4876999855041504},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.4745999872684479},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.42649999260902405},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.412200003862381},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.383899986743927}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526000142097473},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7139000296592712},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6920999884605408},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6401000022888184},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.551800012588501},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5486000180244446},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.527899980545044},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4876999855041504},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4745999872684479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4350999891757965},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.42649999260902405},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.412200003862381},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.383899986743927},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.37959998846054077},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.3756999969482422},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3716999888420105},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3614000082015991},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3610000014305115},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3605000078678131},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.35899999737739563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3547999858856201},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.34549999237060547},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.34380000829696655},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.328900009393692},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31940001249313354},{"id":"https://openalex.org/C2778361913","wikidata":"https://www.wikidata.org/wiki/Q7248437","display_name":"Program transformation","level":2,"score":0.3163999915122986},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.3025999963283539},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2989000082015991},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.2980000078678131},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.29260000586509705},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.28999999165534973},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27570000290870667},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.25850000977516174},{"id":"https://openalex.org/C2779791154","wikidata":"https://www.wikidata.org/wiki/Q258040","display_name":"Model transformation","level":3,"score":0.2581000030040741},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.2563999891281128},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2540999948978424},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2533000111579895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801487.3806068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3801487.3806068","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.51984041929245}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W4285171882","https://openalex.org/W4293025825","https://openalex.org/W4293026115","https://openalex.org/W4312121047","https://openalex.org/W4388040405","https://openalex.org/W4389600436","https://openalex.org/W4406531246","https://openalex.org/W4407848518","https://openalex.org/W4410250027","https://openalex.org/W7133224126"],"related_works":[],"abstract_inverted_index":{"Custom":[0],"hardware":[1,30,62,102,159],"accelerators":[2,179],"using":[3,83],"field":[4],"programmable":[5],"gate":[6],"arrays":[7],"(FPGAs)":[8],"or":[9],"application-specific":[10],"integrated":[11],"circuits":[12],"(ASICs)":[13],"are":[14],"essential":[15],"for":[16,64,180],"high-performance":[17],"computing":[18],"and":[19,112,124,141],"AI":[20],"workloads,":[21],"yet":[22],"their":[23],"design":[24,63],"requires":[25,57],"significant":[26],"manual":[27],"effort":[28],"from":[29],"experts.":[31],"High-Level":[32],"Synthesis":[33],"(HLS)":[34],"tools":[35],"partially":[36],"address":[37],"this":[38],"challenge":[39],"by":[40],"translating":[41],"high-level":[42],"code":[43],"into":[44],"hardware,":[45],"but":[46],"identifying":[47],"optimal":[48],"compiler":[49],"transformation":[50,115,153],"strategies":[51],"remains":[52],"a":[53,69,91,101],"labor-intensive":[54],"process":[55],"that":[56,75],"deep":[58],"expertise.":[59],"To":[60],"democratize":[61],"domain":[65],"scientists,":[66],"we":[67],"propose":[68],"large":[70],"language":[71],"model":[72],"(LLM)-driven":[73],"approach":[74,120,162],"automates":[76],"the":[77,84,97],"generation":[78],"of":[79,135,177],"HLS":[80,148,169],"optimization":[81],"schedules":[82,154],"MLIR":[85],"Transform":[86],"dialect.":[87],"Our":[88],"method":[89],"employs":[90],"multi-stage":[92],"Chain-of-Thought":[93],"prompting":[94],"workflow":[95],"where":[96],"LLM":[98],"acts":[99],"as":[100],"expert":[103],"to":[104,137,146,172],"analyze":[105],"kernels,":[106],"reason":[107],"about":[108],"optimizations,":[109],"critique":[110],"proposals,":[111],"generate":[113],"semantics-preserving":[114],"schedules.":[116],"We":[117],"evaluate":[118],"our":[119,161],"on":[121,125],"PolyBench":[122],"micro-kernels":[123],"an":[126],"Electron":[127],"Energy":[128],"Loss":[129],"Spectroscopy":[130],"(EELS)":[131],"autoencoder,":[132],"achieving":[133],"speedups":[134],"up":[136],"7.53":[138],"\u00d7":[139,143],"(FPGA)":[140],"5.3":[142],"(ASIC)":[144],"compared":[145],"default":[147],"optimization.":[149],"By":[150],"generating":[151],"verified":[152],"rather":[155],"than":[156],"directly":[157],"synthesizing":[158],"code,":[160],"ensures":[163],"functional":[164],"correctness":[165],"while":[166],"making":[167],"advanced":[168],"techniques":[170],"accessible":[171],"non-experts,":[173],"enabling":[174],"rapid":[175],"prototyping":[176],"custom":[178],"emerging":[181],"scientific":[182],"applications.":[183]},"counts_by_year":[],"updated_date":"2026-06-28T06:20:29.262167","created_date":"2026-06-28T00:00:00"}