{"id":"https://openalex.org/W7166354037","doi":"https://doi.org/10.1145/3801487.3805615","title":"POSTER: Towards a RISC-V-based SmartNIC Architecture on FPGA","display_name":"POSTER: Towards a RISC-V-based SmartNIC Architecture on FPGA","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7166354037","doi":"https://doi.org/10.1145/3801487.3805615"},"language":null,"primary_location":{"id":"doi:10.1145/3801487.3805615","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3805615","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801487.3805615","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026686805","display_name":"Kun Qin","orcid":"https://orcid.org/0009-0007-7978-6577"},"institutions":[{"id":"https://openalex.org/I41121874","display_name":"Heilbronn University","ror":"https://ror.org/04g5gcg95","country_code":"DE","type":"education","lineage":["https://openalex.org/I41121874"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kun Qin","raw_affiliation_strings":["Technical University of Munich, Heilbronn, Germany"],"raw_orcid":"https://orcid.org/0009-0007-7978-6577","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Heilbronn, Germany","institution_ids":["https://openalex.org/I41121874","https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042338098","display_name":"\u0410\u043b\u0430\u0434\u044b\u0448\u0435\u0432 \u041e.\u0421.","orcid":"https://orcid.org/0000-0001-7580-2065"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Aswathy N. Sankaranarayanan","raw_affiliation_strings":["Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-7580-2065","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5139495170","display_name":"Taiki Okano","orcid":"https://orcid.org/0000-0002-9974-0222"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Taiki Okano","raw_affiliation_strings":["Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-9974-0222","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045289712","display_name":"Martin Schulz","orcid":"https://orcid.org/0000-0001-9013-435X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Schulz","raw_affiliation_strings":["Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9013-435X","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068174103","display_name":"Carsten Trinitis","orcid":"https://orcid.org/0000-0002-6750-3652"},"institutions":[{"id":"https://openalex.org/I41121874","display_name":"Heilbronn University","ror":"https://ror.org/04g5gcg95","country_code":"DE","type":"education","lineage":["https://openalex.org/I41121874"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carsten Trinitis","raw_affiliation_strings":["Technical University of Munich, Heilbronn, Germany"],"raw_orcid":"https://orcid.org/0000-0002-6750-3652","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Heilbronn, Germany","institution_ids":["https://openalex.org/I41121874","https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.95700609,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.00279999990016222,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5820000171661377},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5455999970436096},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5408999919891357},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5022000074386597},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4027000069618225},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.39809998869895935},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.3815999925136566},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.36059999465942383},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.3598000109195709}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7580000162124634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.670199990272522},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5820000171661377},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5455999970436096},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5408999919891357},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5022000074386597},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4147999882698059},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4027000069618225},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.39809998869895935},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.3815999925136566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3644999861717224},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.36059999465942383},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.3598000109195709},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.35749998688697815},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.3368000090122223},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.3122999966144562},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.311599999666214},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3075999915599823},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.2818000018596649},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.2793999910354614},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.2718999981880188},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.26829999685287476},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.2632000148296356},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.2614000141620636},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.2529999911785126},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25220000743865967},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801487.3805615","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3805615","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801487.3805615","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3805615","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1971423915","https://openalex.org/W2968450015","https://openalex.org/W3183374399","https://openalex.org/W3186471288","https://openalex.org/W4287547927","https://openalex.org/W4386396615"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"datacenters":[1],"and":[2,14,18,38,81],"high-performance":[3,91],"computing":[4,92],"systems":[5],"increasingly":[6],"rely":[7],"on":[8],"SmartNICs":[9],"to":[10,99,119],"reduce":[11],"host":[12],"overhead":[13],"improve":[15],"the":[16,46,51,104,116],"security":[17],"efficiency":[19],"of":[20,72],"network":[21],"data":[22],"movement.":[23],"This":[24],"work-in-progress":[25],"poster":[26],"outlines":[27],"our":[28],"research":[29],"path":[30],"for":[31,50,66],"a":[32,59,68,82],"RISC-V-centric":[33],"SmartNIC":[34,53,122],"with":[35],"dedicated":[36],"context":[37],"objectives.":[39],"The":[40],"extended":[41],"RISC-V":[42,77],"core":[43],"acts":[44],"as":[45],"central":[47],"controlling":[48],"unit":[49,65],"key":[52],"components":[54,102],"designed":[55],"in":[56],"RTL,":[57],"including":[58],"security-oriented":[60],"(Physically":[61],"Unclonable":[62],"Function)":[63],"PUF":[64],"authentication,":[67],"flexible":[69],"packet":[70],"parser":[71],"arbitrary":[73],"protocols":[74],"enhanced":[75],"by":[76],"Vector":[78],"(RVV)":[79],"extension,":[80],"Remote":[83],"Direct":[84],"Memory":[85],"Access":[86],"(RDMA)":[87],"engine":[88],"targeted":[89],"at":[90,103],"clusters.":[93],"We":[94],"apply":[95],"an":[96,120],"end-to-end":[97],"simulator":[98],"model":[100],"these":[101],"behavioral":[105],"level":[106],"without":[107],"requiring":[108],"full":[109],"hardware":[110],"setups.":[111],"Finally,":[112],"this":[113],"project":[114],"maps":[115],"resulting":[117],"design":[118],"FPGA-based":[121],"architecture.":[123]},"counts_by_year":[],"updated_date":"2026-06-28T06:20:29.262167","created_date":"2026-06-28T00:00:00"}