{"id":"https://openalex.org/W7166354685","doi":"https://doi.org/10.1145/3801487.3801828","title":"Compact Thermal and Power Models for Manycore Multichiplet Architectures: A Case Study on Intel Sapphire Rapids Processor","display_name":"Compact Thermal and Power Models for Manycore Multichiplet Architectures: A Case Study on Intel Sapphire Rapids Processor","publication_year":2026,"publication_date":"2026-05-19","ids":{"openalex":"https://openalex.org/W7166354685","doi":"https://doi.org/10.1145/3801487.3801828"},"language":null,"primary_location":{"id":"doi:10.1145/3801487.3801828","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3801828","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3801487.3801828","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5139499390","display_name":"Antonio del Vecchio","orcid":"https://orcid.org/0009-0005-9140-4477"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio del Vecchio","raw_affiliation_strings":["Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0009-0005-9140-4477","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5139490339","display_name":"Giacomo Madella","orcid":"https://orcid.org/0009-0009-1289-6354"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Madella","raw_affiliation_strings":["Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0009-0009-1289-6354","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037192604","display_name":"Roberto Diversi","orcid":"https://orcid.org/0000-0002-4033-4019"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Diversi","raw_affiliation_strings":["Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0002-4033-4019","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047906923","display_name":"Andrea Bartolini","orcid":"https://orcid.org/0000-0002-1148-2450"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bartolini","raw_affiliation_strings":["Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1148-2450","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.95718016,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8715000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8715000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.019999999552965164,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.017899999395012856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8851000070571899},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.739799976348877},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5727999806404114},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5299000144004822},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.5241000056266785},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5123999714851379},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.39430001378059387},{"id":"https://openalex.org/keywords/extrapolation","display_name":"Extrapolation","score":0.3720000088214874},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37070000171661377}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8851000070571899},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.739799976348877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517999768257141},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5727999806404114},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5299000144004822},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.5241000056266785},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5123999714851379},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.39430001378059387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3783000111579895},{"id":"https://openalex.org/C132459708","wikidata":"https://www.wikidata.org/wiki/Q744069","display_name":"Extrapolation","level":2,"score":0.3720000088214874},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37070000171661377},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34860000014305115},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.3411000072956085},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.336899995803833},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.32820001244544983},{"id":"https://openalex.org/C79158427","wikidata":"https://www.wikidata.org/wiki/Q485396","display_name":"Analytics","level":2,"score":0.3271999955177307},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.3246000111103058},{"id":"https://openalex.org/C2780366209","wikidata":"https://www.wikidata.org/wiki/Q5170200","display_name":"Core model","level":2,"score":0.3176000118255615},{"id":"https://openalex.org/C159877910","wikidata":"https://www.wikidata.org/wiki/Q2202883","display_name":"Autoregressive model","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29420000314712524},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.2897000014781952},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2712000012397766},{"id":"https://openalex.org/C67186912","wikidata":"https://www.wikidata.org/wiki/Q367664","display_name":"Data modeling","level":2,"score":0.26989999413490295},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.26190000772476196},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.25949999690055847},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.25519999861717224},{"id":"https://openalex.org/C110484373","wikidata":"https://www.wikidata.org/wiki/Q264398","display_name":"Adjacency list","level":2,"score":0.25049999356269836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3801487.3801828","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3801828","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3801487.3801828","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3801487.3801828","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9130265712738037}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1919521996","https://openalex.org/W1985387589","https://openalex.org/W2006312753","https://openalex.org/W2070602102","https://openalex.org/W2143316703","https://openalex.org/W2899047295","https://openalex.org/W2963910387","https://openalex.org/W2979770065","https://openalex.org/W3164547823","https://openalex.org/W4237246439","https://openalex.org/W4386124159","https://openalex.org/W4390415044","https://openalex.org/W4409282844","https://openalex.org/W7163577076"],"related_works":[],"abstract_inverted_index":{"The":[0],"transition":[1],"from":[2,195],"monolithic":[3,127],"multicore":[4],"processors":[5],"to":[6,115],"manycore":[7,152],"multichiplet":[8,153],"architectures":[9],"has":[10],"enabled":[11],"the":[12,28,38,200],"integration":[13],"of":[14,16,31,149],"hundreds":[15],"cores":[17],"within":[18],"a":[19,139,150,165,189,213],"single":[20],"package,":[21],"overcoming":[22],"die":[23],"size":[24],"limitations":[25],"while":[26],"sustaining":[27],"performance":[29,77],"requirements":[30],"modern":[32,151],"HPC":[33],"and":[34,44,70,78,112,131,146,222],"AI":[35],"workloads.":[36],"However,":[37],"resulting":[39],"increase":[40],"in":[41],"package":[42],"power":[43,72,191],"thermal":[45,57,144,180,205,231],"density":[46],"introduces":[47],"significant":[48],"challenges":[49],"that":[50,101,177,217],"require":[51,97],"accurate":[52],"modeling":[53,145],"at":[54],"scale.":[55],"Predictive":[56],"information":[58],"is":[59],"therefore":[60],"essential,":[61],"as":[62,182],"it":[63],"enables":[64],"proactive":[65],"mechanisms":[66],"for":[67,143,204],"thermal-aware":[68],"scheduling":[69],"advanced":[71],"management,":[73],"ultimately":[74],"improving":[75],"both":[76,219],"energy":[79],"efficiency.":[80],"Existing":[81],"approaches":[82],"fall":[83],"into":[84],"two":[85],"categories.":[86],"Simulation-driven":[87],"models":[88],"can":[89],"reproduce":[90],"temperature":[91],"dynamics":[92],"with":[93,171,233],"fine":[94],"accuracy,":[95],"but":[96,118],"detailed":[98],"design-level":[99],"parameters":[100],"are":[102,160],"seldom":[103],"accessible.":[104],"Empirical":[105],"models,":[106],"instead,":[107],"rely":[108],"only":[109,124],"on":[110,125,207],"measurements":[111],"thus":[113],"generalize":[114],"deployed":[116],"platforms,":[117],"have":[119],"so":[120],"far":[121],"been":[122],"demonstrated":[123],"small":[126],"processors,":[128],"where":[129],"characterization":[130],"floorplan":[132,147,214],"reconstruction":[133,148],"remain":[134],"tractable.":[135],"This":[136],"paper":[137],"presents":[138],"scalable":[140],"empirical":[141],"framework":[142],"processor":[154],"without":[155],"design-time":[156],"knowledge.":[157],"Our":[158],"contributions":[159],"twofold.":[161],"First,":[162],"we":[163,186,211],"leverage":[164],"distributed":[166],"Multiple-Input":[167],"Single-Output":[168],"AutoRegressive":[169],"model":[170,193],"eXogenous":[172],"inputs":[173],"(MISO-ARX)":[174],"identification":[175,206],"methodology":[176],"captures":[178],"inter-core":[179],"couplings;":[181],"an":[183],"enabling":[184],"component,":[185],"also":[187],"develop":[188],"per-core":[190],"estimation":[192],"derived":[194],"processor-level":[196],"measurements,":[197],"which":[198],"provides":[199],"input":[201],"traces":[202],"required":[203],"commercial":[208],"platforms.":[209],"Second,":[210],"propose":[212],"inference":[215],"algorithm":[216],"reconstructs":[218],"chiplet":[220],"partitioning":[221],"fine-grained":[223],"intra-chiplet":[224],"core":[225],"placement":[226],"by":[227],"aligning":[228],"empirically":[229],"estimated":[230],"couplings":[232],"spatial":[234],"adjacency":[235],"constraints.":[236]},"counts_by_year":[],"updated_date":"2026-06-28T06:20:29.262167","created_date":"2026-06-28T00:00:00"}