{"id":"https://openalex.org/W7133607062","doi":"https://doi.org/10.1145/3799428","title":"LaMAGIC: Advanced Circuit Formulations for Language-Model-based Topology Generation for Analog Integrated Circuits","display_name":"LaMAGIC: Advanced Circuit Formulations for Language-Model-based Topology Generation for Analog Integrated Circuits","publication_year":2026,"publication_date":"2026-03-05","ids":{"openalex":"https://openalex.org/W7133607062","doi":"https://doi.org/10.1145/3799428"},"language":"en","primary_location":{"id":"doi:10.1145/3799428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3799428","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3799428","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028018784","display_name":"Chen-Chia Chang","orcid":"https://orcid.org/0000-0003-3115-0733"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen-Chia Chang","raw_affiliation_strings":["Electrical and Computer Engineering, Duke University"],"raw_orcid":"https://orcid.org/0000-0003-3115-0733","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032818801","display_name":"Wan-Hsuan Lin","orcid":"https://orcid.org/0000-0002-7486-2143"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wan-Hsuan Lin","raw_affiliation_strings":["University of California Los Angeles"],"raw_orcid":"https://orcid.org/0000-0002-7486-2143","affiliations":[{"raw_affiliation_string":"University of California Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000201589","display_name":"Y. Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yikang Shen","raw_affiliation_strings":["MIT-IBM Watson AI Lab"],"raw_orcid":"https://orcid.org/0009-0008-5263-4837","affiliations":[{"raw_affiliation_string":"MIT-IBM Watson AI Lab","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128189246","display_name":"Guanglei Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guanglei Zhou","raw_affiliation_strings":["Electrical and Computer Engineering, Duke University"],"raw_orcid":"https://orcid.org/0000-0002-6840-7160","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Duke University"],"raw_orcid":"https://orcid.org/0000-0002-1486-8412","affiliations":[{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xin Zhang","orcid":"https://orcid.org/0000-0002-0579-2268"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xin Zhang","raw_affiliation_strings":["IBM Research"],"raw_orcid":"https://orcid.org/0000-0002-0579-2268","affiliations":[{"raw_affiliation_string":"IBM Research","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20280534,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"5","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9034000039100647,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9034000039100647,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.016300000250339508,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012400000356137753,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.670199990272522},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43459999561309814},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4341999888420105},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.43050000071525574},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4221999943256378},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.4214000105857849},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.41609999537467957},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4074000120162964},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.3930000066757202}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8652999997138977},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.670199990272522},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4871000051498413},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43459999561309814},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4341999888420105},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.43050000071525574},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4221999943256378},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.4214000105857849},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.41609999537467957},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4074000120162964},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3930000066757202},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3919999897480011},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.37940001487731934},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.3653999865055084},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.35899999737739563},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32580000162124634},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3158000111579895},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3086000084877014},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3084000051021576},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.30640000104904175},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.298799991607666},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.29420000314712524},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27059999108314514},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.26840001344680786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2653000056743622},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.26089999079704285},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C2780310539","wikidata":"https://www.wikidata.org/wiki/Q12547192","display_name":"Imperfect","level":2,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3799428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3799428","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3799428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3799428","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W3185341429","https://openalex.org/W4200201466","https://openalex.org/W4213423202","https://openalex.org/W4361289889","https://openalex.org/W4384785540","https://openalex.org/W4404132854"],"related_works":[],"abstract_inverted_index":{"In":[0,137],"the":[1,16,78,91,95,126,148,178,195,237],"realm":[2],"of":[3,9,21,109,129,165,173,182,198,220,239],"electronic":[4],"and":[5,18,107,112,123,153,180,223],"electrical":[6],"engineering,":[7],"automation":[8],"analog":[10,66,133,256],"circuit":[11,40,67,75,87,257],"is":[12,43,88],"increasingly":[13],"vital":[14],"given":[15],"complexity":[17],"customized":[19],"requirements":[20],"modern":[22],"applications.":[23],"However,":[24],"existing":[25],"methods":[26],"only":[27,235],"develop":[28],"search-based":[29],"algorithms":[30],"that":[31,60,159],"require":[32],"many":[33],"simulation":[34],"iterations":[35],"to":[36,93,145,167],"design":[37,76,218],"a":[38,45,54,82,104,162,170,248],"custom":[39,79],"topology,":[41],"which":[42],"usually":[44],"time-consuming":[46],"process.":[47],"To":[48],"this":[49],"end,":[50],"we":[51,176],"introduce":[52],"LaMAGIC,":[53],"language":[55,240],"model-based":[56],"topology":[57],"generation":[58,230],"model":[59,142],"leverages":[61],"supervised":[62],"finetuning":[63],"for":[64,115,131,209,227,251],"automated":[65,255],"design.":[68,258],"LaMAGIC":[69,160,183],"can":[70,119],"efficiently":[71],"generate":[72],"an":[73],"optimized":[74],"from":[77],"specification":[80],"in":[81,242,254],"single":[83],"pass.":[84],"The":[85,155],"generated":[86],"validated":[89],"by":[90],"simulator":[92],"meet":[94],"performance":[96,152],"requirement":[97],"with":[98,125,204],"high":[99],"precision.":[100],"Our":[101,192,213],"approach":[102],"involves":[103],"meticulous":[105],"development":[106],"analysis":[108],"various":[110,217],"input":[111],"output":[113],"formulations":[114,118],"circuit.":[116],"These":[117],"ensure":[120],"canonical":[121,202],"representations":[122],"align":[124],"autoregressive":[127],"nature":[128],"LMs":[130],"representing":[132],"circuits":[134],"as":[135],"graphs.":[136],"addition,":[138],"our":[139,199],"novel":[140],"transformer":[141],"supports":[143],"float-input":[144,201],"effectively":[146],"learn":[147],"mapping":[149],"between":[150],"numerical":[151],"circuits.":[154,191,212],"experimental":[156],"results":[157],"show":[158],"achieves":[161],"success":[163],"rate":[164],"up":[166],"96%":[168],"under":[169,184],"strict":[171],"tolerance":[172],"0.01.":[174],"Also,":[175],"examine":[177],"scalability":[179],"adaptability":[181],"scarce":[185],"data":[186],"scenario":[187],"on":[188],"more":[189],"complex":[190],"findings":[193],"reveal":[194],"enhanced":[196],"effectiveness":[197],"succinct":[200],"formulation":[203],"identifier,":[205],"suggesting":[206],"its":[207],"suitability":[208],"handling":[210],"intricate":[211],"ablation":[214],"study":[215],"evaluates":[216],"choices":[219],"LM":[221],"training":[222],"inference,":[224],"providing":[225],"insights":[226],"future":[228,252],"domain-specific":[229],"tasks.":[231],"This":[232],"research":[233],"not":[234],"demonstrates":[236],"potential":[238],"models":[241],"graph":[243],"generation,":[244],"but":[245],"also":[246],"builds":[247],"foundational":[249],"framework":[250],"explorations":[253]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-03-06T00:00:00"}