{"id":"https://openalex.org/W7125590072","doi":"https://doi.org/10.1145/3793672","title":"CADAS: Communication-Aware Dynamic Scheduler on CGRAs for Large-Volume and Real-Time Processing","display_name":"CADAS: Communication-Aware Dynamic Scheduler on CGRAs for Large-Volume and Real-Time Processing","publication_year":2026,"publication_date":"2026-01-24","ids":{"openalex":"https://openalex.org/W7125590072","doi":"https://doi.org/10.1145/3793672"},"language":"en","primary_location":{"id":"doi:10.1145/3793672","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3793672","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3793672","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123783612","display_name":"Jiahao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jiahao Lin","raw_affiliation_strings":["University of Wisconsin-Madison"],"raw_orcid":"https://orcid.org/0009-0000-3618-2385","affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053946789","display_name":"H. Umut Suluhan","orcid":"https://orcid.org/0009-0009-5398-5708"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hasan Umut Suluhan","raw_affiliation_strings":["University of Arizona"],"raw_orcid":"https://orcid.org/0009-0009-5398-5708","affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025336372","display_name":"Chaitali Chakrabarti","orcid":"https://orcid.org/0000-0002-9859-7778"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chaitali Chakrabarti","raw_affiliation_strings":["Electrical Engineering, Arizona State University"],"raw_orcid":"https://orcid.org/0000-0002-9859-7778","affiliations":[{"raw_affiliation_string":"Electrical Engineering, Arizona State University","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["University of Arizona"],"raw_orcid":"https://orcid.org/0000-0001-7982-8991","affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084255924","display_name":"\u00dcmit Y. Ogras","orcid":"https://orcid.org/0000-0002-5045-5535"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umit Ogras","raw_affiliation_strings":["University of Wisconsin-Madison"],"raw_orcid":"https://orcid.org/0000-0002-5045-5535","affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5123783612"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08650246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":"2","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8352000117301941,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8352000117301941,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.05739999935030937,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.04800000041723251,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7766000032424927},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.7139000296592712},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.4819999933242798},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4641000032424927},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4300000071525574},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4251999855041504},{"id":"https://openalex.org/keywords/fixed-priority-pre-emptive-scheduling","display_name":"Fixed-priority pre-emptive scheduling","score":0.3806000053882599},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.38019999861717224},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.3799000084400177}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7766000032424927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7480000257492065},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.7139000296592712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.512499988079071},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.4819999933242798},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4641000032424927},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4300000071525574},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4251999855041504},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39089998602867126},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.3806000053882599},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.38019999861717224},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.3799000084400177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3750999867916107},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.36970001459121704},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.36090001463890076},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.357699990272522},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33000001311302185},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3264000117778778},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.3107999861240387},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.2971000075340271},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29109999537467957},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2865999937057495},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.27480000257492065},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.27160000801086426},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.2639000117778778},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3793672","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3793672","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3793672","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3793672","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4986012578010559}],"awards":[{"id":"https://openalex.org/G2368468446","display_name":null,"funder_award_id":"HR001123C0130","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W2101840010","https://openalex.org/W2112495948","https://openalex.org/W2122171990","https://openalex.org/W2338392543","https://openalex.org/W2442974303","https://openalex.org/W2621032131","https://openalex.org/W2741661236","https://openalex.org/W2806115764","https://openalex.org/W2810374907","https://openalex.org/W2904091524","https://openalex.org/W2979577066","https://openalex.org/W2980612421","https://openalex.org/W3011856034","https://openalex.org/W3158849083","https://openalex.org/W3171209294","https://openalex.org/W3197485142","https://openalex.org/W3207878884","https://openalex.org/W3213865845","https://openalex.org/W4214694693","https://openalex.org/W4313467227","https://openalex.org/W4387321091","https://openalex.org/W4394569784","https://openalex.org/W4394569809","https://openalex.org/W4408151517","https://openalex.org/W4416286259","https://openalex.org/W4416429802"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"data-intensive":[1],"applications":[2],"demand":[3],"accelerators":[4],"that":[5,94],"can":[6],"adapt":[7],"to":[8,26,43,62,69,100,126],"dynamic":[9,86,140],"and":[10,30,37,49,78,97,114,133],"high-throughput":[11],"workloads.":[12],"Coarse-Grained":[13],"Reconfigurable":[14],"Arrays":[15],"(CGRAs)":[16],"have":[17],"emerged":[18],"as":[19,73],"promising":[20],"candidates":[21],"for":[22],"such":[23,72],"workloads":[24],"due":[25],"their":[27],"spatial":[28],"architecture":[29],"run-time":[31,47],"reconfigurability.":[32],"However,":[33],"ad-hoc":[34],"hardware":[35,66],"configurations":[36,67,113],"traditional":[38],"static":[39],"compilation":[40],"techniques":[41],"struggle":[42],"cope":[44],"with":[45],"the":[46,64,111,115,120],"irregularity":[48],"control-flow":[50],"dynamism.":[51],"This":[52],"article":[53],"first":[54],"presents":[55],"a":[56,84,91,131],"systematic":[57],"design":[58],"space":[59],"exploration":[60],"(DSE)":[61],"identify":[63],"optimized":[65,112],"tailored":[68],"application-specific":[70],"constraints,":[71],"area":[74],"budget,":[75],"throughput":[76,79],"requirement,":[77],"efficiency.":[80],"Then,":[81],"it":[82],"proposes":[83],"communication-aware":[85],"scheduling":[87,122,141],"approach":[88],"built":[89],"on":[90,110],"hardware/software":[92],"co-design":[93],"combines":[95],"preloading":[96],"scoreboard":[98],"mechanisms":[99],"minimize":[101],"reconfiguration":[102],"overhead":[103],"while":[104],"maximizing":[105],"interconnect":[106],"bandwidth":[107],"utilization.":[108],"Evaluated":[109],"respective":[116],"spectrum":[117],"sensing":[118],"benchmarks,":[119],"proposed":[121],"method":[123],"achieves":[124],"up":[125],"1.6\u00d7":[127],"performance":[128],"improvement":[129],"over":[130,135],"baseline":[132],"1.3\u00d7":[134],"an":[136],"adapted":[137],"state-of-the-art":[138],"(SOTA)":[139],"strategy.":[142]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-01-25T00:00:00"}