{"id":"https://openalex.org/W7118729211","doi":"https://doi.org/10.1145/3787500","title":"The Simply-V Framework: An Extensible RISC-V Reconfigurable Soft-SoC for Open Research and Fast Prototyping","display_name":"The Simply-V Framework: An Extensible RISC-V Reconfigurable Soft-SoC for Open Research and Fast Prototyping","publication_year":2026,"publication_date":"2026-01-05","ids":{"openalex":"https://openalex.org/W7118729211","doi":"https://doi.org/10.1145/3787500"},"language":"en","primary_location":{"id":"doi:10.1145/3787500","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787500","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3787500","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077095261","display_name":"Vincenzo Maisto","orcid":"https://orcid.org/0000-0002-1631-1597"},"institutions":[{"id":"https://openalex.org/I4210117450","display_name":"Federico II University Hospital","ror":"https://ror.org/02jr6tp70","country_code":"IT","type":"healthcare","lineage":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]},{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vincenzo Maisto","raw_affiliation_strings":["Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II"],"raw_orcid":"https://orcid.org/0000-0002-1631-1597","affiliations":[{"raw_affiliation_string":"Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II","institution_ids":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075446872","display_name":"Stefano Mercogliano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117450","display_name":"Federico II University Hospital","ror":"https://ror.org/02jr6tp70","country_code":"IT","type":"healthcare","lineage":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]},{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Mercogliano","raw_affiliation_strings":["Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II"],"raw_orcid":"https://orcid.org/0009-0000-3259-6820","affiliations":[{"raw_affiliation_string":"Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II","institution_ids":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119517281","display_name":"Manuel Maddaluno","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117450","display_name":"Federico II University Hospital","ror":"https://ror.org/02jr6tp70","country_code":"IT","type":"healthcare","lineage":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]},{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Manuel Maddaluno","raw_affiliation_strings":["Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II"],"raw_orcid":"https://orcid.org/0009-0001-2816-0095","affiliations":[{"raw_affiliation_string":"Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II","institution_ids":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088628660","display_name":"Alessandro Cilardo","orcid":"https://orcid.org/0000-0002-1685-8736"},"institutions":[{"id":"https://openalex.org/I4210117450","display_name":"Federico II University Hospital","ror":"https://ror.org/02jr6tp70","country_code":"IT","type":"healthcare","lineage":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]},{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Cilardo","raw_affiliation_strings":["Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II"],"raw_orcid":"https://orcid.org/0000-0002-1685-8736","affiliations":[{"raw_affiliation_string":"Department of Information Technoilogy and Electrical Engineering, University of Naples Federico II","institution_ids":["https://openalex.org/I4210117450","https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077095261"],"corresponding_institution_ids":["https://openalex.org/I4210117450","https://openalex.org/I71267560"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02466982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"3","first_page":"1","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7929999828338623,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7929999828338623,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.04149999842047691,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.01510000042617321,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7384999990463257},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7267000079154968},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.4659999907016754},{"id":"https://openalex.org/keywords/open-platform","display_name":"Open platform","score":0.46129998564720154},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4494999945163727},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4413999915122986},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42890000343322754},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42250001430511475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8270999789237976},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7384999990463257},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7267000079154968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6326000094413757},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5386000275611877},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.4659999907016754},{"id":"https://openalex.org/C108383078","wikidata":"https://www.wikidata.org/wiki/Q7096399","display_name":"Open platform","level":3,"score":0.46129998564720154},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4494999945163727},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4413999915122986},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42890000343322754},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42250001430511475},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.41119998693466187},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.36890000104904175},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3668000102043152},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.34880000352859497},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.3407000005245209},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3190000057220459},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2978000044822693},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.2888000011444092},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28450000286102295},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2669999897480011},{"id":"https://openalex.org/C2778464652","wikidata":"https://www.wikidata.org/wiki/Q309849","display_name":"Open research","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.25380000472068787},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2529999911785126}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787500","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787500","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3787500","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787500","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6849425435066223}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2019344485","https://openalex.org/W2114431978","https://openalex.org/W2333603443","https://openalex.org/W2397193845","https://openalex.org/W2528431790","https://openalex.org/W2936567838","https://openalex.org/W2963255460","https://openalex.org/W2980200167","https://openalex.org/W3027968530","https://openalex.org/W3081627712","https://openalex.org/W3091993771","https://openalex.org/W3159032828","https://openalex.org/W3203530736","https://openalex.org/W4200106037","https://openalex.org/W4382119943","https://openalex.org/W4389476160","https://openalex.org/W4390245915","https://openalex.org/W4401880104","https://openalex.org/W4403278162","https://openalex.org/W4403820689","https://openalex.org/W4404564212"],"related_works":[],"abstract_inverted_index":{"The":[0],"recent":[1],"rise":[2],"of":[3,11,22,58,75,84,99,101,175,221],"open":[4,93,150,201],"hardware,":[5],"mainly":[6],"driven":[7],"by":[8],"the":[9,12,20,42,82,173,206,218,235],"momentum":[10],"RISC-V":[13],"ecosystem,":[14],"has":[15,29],"sparked":[16],"significant":[17],"innovation":[18],"in":[19,92,113,129],"development":[21,220],"open-source":[23],"CPUs":[24,117],"and":[25,35,39,44,61,77,104,115,118,125,149,161,168,171,178,190,217,229,232,247],"SoCs.":[26],"This":[27],"movement":[28],"enabled":[30],"broad":[31],"exploration":[32],"across":[33,64,121,166],"academia":[34],"industry,":[36],"fostering":[37],"collaboration":[38],"reuse.":[40],"However,":[41],"diversity":[43],"openness":[45],"that":[46],"empower":[47],"this":[48],"space":[49],"also":[50],"introduce":[51],"challenges:":[52],"academic":[53],"projects":[54],"often":[55],"fall":[56],"short":[57],"industry-grade":[59],"robustness,":[60],"meaningful":[62],"comparison":[63],"hardware":[65,94,131,151,202],"platforms":[66],"remains":[67],"difficult":[68],"due":[69],"to":[70,199],"ad":[71],"hoc":[72],"infrastructures,":[73],"lack":[74],"standardization,":[76],"simulation":[78],"limitations.":[79],"To":[80,133],"ease":[81,98],"work":[83],"researchers":[85],"some":[86],"key":[87],"challenges":[88],"must":[89],"be":[90],"faced":[91],"development:":[95],"platforms\u2019":[96],"reconfigurability,":[97],"integration":[100,174],"third-party":[102],"IPs,":[103],"support":[105,156,250],"for":[106,146,157],"technological":[107],"heterogeneity.":[108],"A":[109],"core":[110],"problem":[111],"lies":[112],"validating":[114],"comparing":[116],"SoC":[119,207,237],"components":[120],"varying":[122],"protocols,":[123],"toolchains,":[124],"design":[126],"languages,":[127],"especially":[128],"real":[130,252],"settings.":[132],"address":[134],"these":[135],"issues,":[136],"we":[137,226],"present":[138],"Simply-V,":[139],"a":[140,184,196],"flexible":[141],"FPGA-based":[142],"soft-SoC":[143],"platform":[144,195,240],"designed":[145],"rapid":[147],"prototyping":[148],"research.":[152,203],"Simply-V":[153,254],"enables":[154],"plug-and-play":[155],"multiple":[158],"CPUs,":[159],"IPs":[160],"accelerators,":[162],"offers":[163],"structured":[164],"configurability":[165],"embedded":[167],"high-performance":[169],"profiles,":[170],"supports":[172],"both":[176],"RTL":[177],"HLS-based":[179],"components.":[180],"Capabilities":[181],"such":[182],"as":[183],"high-level":[185],"configuration":[186],"flow,":[187],"frequency":[188],"scaling,":[189],"cross-device":[191],"portability":[192],"make":[193],"our":[194],"powerful":[197],"tool":[198],"simplify":[200],"We":[204],"demonstrate":[205],"generator\u2019s":[208],"capabilities":[209],"through":[210],"multi-task":[211],"FreeRTOS":[212],"examples,":[213],"platform-fair":[214],"CPU":[215],"benchmarking":[216],"iterative":[219],"HLS-designed":[222],"convolutional":[223],"accelerators.":[224],"Moreover,":[225],"validate":[227],"multi-accelerator":[228],"multi-CPU":[230],"scalability":[231,246],"compare":[233],"with":[234],"state-of-the-art":[236],"generators.":[238],"Our":[239],"showcases":[241],"simplified":[242],"fast":[243],"prototyping,":[244],"configurability,":[245],"heterogeneous":[248],"IP":[249],"on":[251],"hardware.":[253],"is":[255],"openly":[256],"available":[257],"at":[258],"https://github.com/HiSA-Team/Simply-V":[259],".":[260]},"counts_by_year":[],"updated_date":"2026-02-11T14:41:00.668223","created_date":"2026-01-08T00:00:00"}