{"id":"https://openalex.org/W7124764647","doi":"https://doi.org/10.1145/3787491","title":"High-Performance RISC-V CSR Access in FPGAs: Optimized Microarchitecture for Efficient Decoding and Multiplexing","display_name":"High-Performance RISC-V CSR Access in FPGAs: Optimized Microarchitecture for Efficient Decoding and Multiplexing","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7124764647","doi":"https://doi.org/10.1145/3787491"},"language":"en","primary_location":{"id":"doi:10.1145/3787491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3787491","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073729098","display_name":"Miguel Jim\u00e9nez Arribas","orcid":"https://orcid.org/0000-0002-6209-9742"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Miguel Jim\u00e9nez Arribas","raw_affiliation_strings":["Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain"],"raw_orcid":"https://orcid.org/0000-0002-6209-9742","affiliations":[{"raw_affiliation_string":"Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123336254","display_name":"A.M. Hell\u00edn","orcid":null},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Agust\u00edn Mart\u00ednez Hell\u00edn","raw_affiliation_strings":["Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain"],"raw_orcid":"https://orcid.org/0000-0002-5600-9253","affiliations":[{"raw_affiliation_string":"Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"last","author":{"id":null,"display_name":"Manuel Prieto Mateo","orcid":"https://orcid.org/0000-0003-3050-3445"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Prieto Mateo","raw_affiliation_strings":["Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain"],"raw_orcid":"https://orcid.org/0000-0003-3050-3445","affiliations":[{"raw_affiliation_string":"Autom\u00e1tica, University of Alcal\u00e1, Alcal\u00e1 de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I189268942"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05412973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"1","first_page":"1","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.35179999470710754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.35179999470710754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13729999959468842,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.10790000110864639,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8452000021934509},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7838000059127808},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.638700008392334},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6128000020980835},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5342000126838684},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5289000272750854},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41290000081062317},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.3959999978542328}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8452000021934509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8385000228881836},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7838000059127808},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.638700008392334},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6128000020980835},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5342000126838684},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5289000272750854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5123000144958496},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5054000020027161},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41290000081062317},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3959999978542328},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.3824999928474426},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3330000042915344},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.3190999925136566},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31779998540878296},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3151000142097473},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.31349998712539673},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.3068000078201294},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.30239999294281006},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.27549999952316284},{"id":"https://openalex.org/C2780609101","wikidata":"https://www.wikidata.org/wiki/Q17156588","display_name":"Resource management (computing)","level":2,"score":0.27489998936653137},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27070000767707825},{"id":"https://openalex.org/C3019252630","wikidata":"https://www.wikidata.org/wiki/Q6549547","display_name":"Limited resources","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2587999999523163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2581999897956848}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3787491","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null},{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2048517926","https://openalex.org/W2137545744","https://openalex.org/W2469520437","https://openalex.org/W3096628902","https://openalex.org/W4224265992","https://openalex.org/W4400614986","https://openalex.org/W4401572260","https://openalex.org/W4404992298","https://openalex.org/W4405467407","https://openalex.org/W4407304246"],"related_works":[],"abstract_inverted_index":{"Control":[0],"and":[1,21,27,65,79,96,122,125,158,193,197],"Status":[2],"Registers":[3],"(CSRs)":[4],"are":[5],"fundamental":[6],"to":[7,39,52,83,94,105,113,127,139],"the":[8,40,186],"RISC-V":[9],"architecture,":[10],"providing":[11],"a":[12,109],"versatile":[13],"interface":[14],"for":[15,48,117,120],"managing":[16],"processor":[17],"state,":[18],"system":[19],"configuration,":[20],"functionality":[22],"like":[23],"exception":[24],"handling,":[25],"debugging,":[26],"performance":[28,134],"monitoring.":[29],"However,":[30],"their":[31],"implementation":[32,147],"in":[33,71,195],"FPGA-based":[34],"systems":[35],"poses":[36],"challenges":[37],"due":[38],"inherent":[41],"constraints":[42],"of":[43,58],"FPGA":[44,114],"resources.":[45],"The":[46,145],"need":[47],"atomic":[49],"parallel":[50],"access":[51,99],"all":[53],"CSRs,":[54],"coupled":[55],"with":[56],"limitations":[57],"conventional":[59],"LUT-based":[60],"multiplexing,":[61,121],"increases":[62],"logic":[63],"depth":[64],"resource":[66],"usage":[67],",":[68],"degrading":[69],"Fmax":[70],"large-scale":[72],"implementations.":[73],"This":[74],"work":[75],"explores":[76],"these":[77],"obstacles":[78],"introduces":[80],"optimized":[81],"mechanisms":[82],"improve":[84],"CSR":[85,106,131],"handling":[86],"efficiency.":[87],"A":[88],"minimal":[89],"microarchitectural":[90],"environment":[91],"was":[92],"built":[93],"isolate":[95],"evaluate":[97],"multiple":[98],"strategies,":[100],"retaining":[101],"only":[102],"components":[103],"essential":[104],"interaction.":[107],"Leveraging":[108],"heterogeneous":[110],"design":[111],"tailored":[112],"capabilities\u2014featuring":[115],"BRAM":[116],"decoding,":[118],"DSPs":[119],"LUTs,":[123],"CARRYs":[124],"flip-flops":[126],"facilitate":[128],"routing\u2014the":[129],"proposed":[130],"subsystem":[132],"achieves":[133],"enhancements":[135],"ranging":[136],"from":[137],"50%":[138],"over":[140,180],"300%,":[141],"contingent":[142],"upon":[143],"configuration.":[144],"top-performing":[146],"reaches":[148],"250":[149],"MHz":[150],"on":[151,166],"Artix-7":[152],"FPGAs":[153],"while":[154],"simultaneously":[155],"reducing":[156],"area":[157],"dynamic":[159],"power.":[160],"These":[161],"results":[162],"challenge":[163],"prevailing":[164],"reliance":[165],"abstract":[167],"electronic":[168],"design,":[169],"highlighting":[170],"that":[171],"hardware-aware":[172],"low-level":[173],"methodologies":[174],"can":[175],"yield":[176],"superior":[177],"quality-of-results":[178],"(QoR)":[179],"pure":[181],"behavioral":[182],"descriptions.":[183],"More":[184],"broadly,":[185],"findings":[187],"inform":[188],"datapath":[189],"optimization":[190],"involving":[191],"decoding":[192],"multiplexing":[194],"performance-critical":[196],"resource-constrained":[198],"digital":[199],"architectures.":[200]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-01-20T00:00:00"}