{"id":"https://openalex.org/W7165141892","doi":"https://doi.org/10.1145/3787109.3815292","title":"Process Identification and PUF Design Using CMOS Inverter Nonlinearity: Demonstration via 45nm & 22nm CMOS","display_name":"Process Identification and PUF Design Using CMOS Inverter Nonlinearity: Demonstration via 45nm & 22nm CMOS","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165141892","doi":"https://doi.org/10.1145/3787109.3815292"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815292","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815292","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815292","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120432139","display_name":"Aakriti Barat","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aakriti Barat","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"],"raw_orcid":"https://orcid.org/0009-0009-1558-4014","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA","institution_ids":["https://openalex.org/I4210106879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035472753","display_name":"Sava\u015f Kaya","orcid":"https://orcid.org/0000-0002-6010-1271"},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Savas Kaya","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"],"raw_orcid":"https://orcid.org/0000-0002-6010-1271","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA","institution_ids":["https://openalex.org/I4210106879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014895124","display_name":"Avinash Karanth","orcid":"https://orcid.org/0000-0002-9472-4637"},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Karanth","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"],"raw_orcid":"https://orcid.org/0000-0002-9472-4637","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA","institution_ids":["https://openalex.org/I4210106879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138876526","display_name":"Sunaim Abdullah","orcid":"https://orcid.org/0009-0006-6496-6164"},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunaim Abdullah","raw_affiliation_strings":["Fresno State University, Fresno, CA, USA"],"raw_orcid":"https://orcid.org/0009-0006-6496-6164","affiliations":[{"raw_affiliation_string":"Fresno State University, Fresno, CA, USA","institution_ids":["https://openalex.org/I67328108"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047829082","display_name":"Soumyasanta Laha","orcid":"https://orcid.org/0000-0001-9794-2827"},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soumyasanta Laha","raw_affiliation_strings":["Fresno State University, Fresno, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9794-2827","affiliations":[{"raw_affiliation_string":"Fresno State University, Fresno, CA, USA","institution_ids":["https://openalex.org/I67328108"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1006","last_page":"1011"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10964","display_name":"Wireless Communication Security Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8288000226020813},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6791999936103821},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5598999857902527},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.484499990940094},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.482699990272522},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.47620001435279846},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44830000400543213},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.4381999969482422},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.4235000014305115},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4115000069141388}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8288000226020813},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6791999936103821},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5928999781608582},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5598999857902527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5393999814987183},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.484499990940094},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.482699990272522},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.47620001435279846},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44830000400543213},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.4381999969482422},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.4235000014305115},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4115000069141388},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4034999907016754},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.39100000262260437},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3716000020503998},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.3431999981403351},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.326200008392334},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.30799999833106995},{"id":"https://openalex.org/C127934551","wikidata":"https://www.wikidata.org/wiki/Q1148098","display_name":"Harmonic","level":2,"score":0.30730000138282776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30219998955726624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.299699991941452},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.29809999465942383},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2930999994277954},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.25999999046325684},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.25440001487731934},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.2540999948978424},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.2533000111579895},{"id":"https://openalex.org/C4708273","wikidata":"https://www.wikidata.org/wiki/Q900222","display_name":"Quasistatic process","level":2,"score":0.2526000142097473},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815292","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815292","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815292","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815292","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7564077029","display_name":null,"funder_award_id":"CCF 1936794, CCF-2324645, CCF-2311544, ECCS-2235385","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2088455835","https://openalex.org/W2098106483","https://openalex.org/W2116374153","https://openalex.org/W2135064681","https://openalex.org/W2162577938","https://openalex.org/W2571698453","https://openalex.org/W2802806963","https://openalex.org/W2969691719","https://openalex.org/W3169532375","https://openalex.org/W4247938168","https://openalex.org/W4381798374","https://openalex.org/W4387396224","https://openalex.org/W4416726149"],"related_works":[],"abstract_inverted_index":{"We":[0,87,120],"propose":[1],"harnessing":[2],"the":[3,89,92,116,128],"intrinsic":[4],"non-linearity":[5],"of":[6,28,41,91,98,171,222],"a":[7,12,84,96,104,136,164,168,195,202,217],"CMOS":[8,196],"inverter":[9,47,99],"to":[10,20,63,74,134,144,150,162,182,206,219],"establish":[11,75,163],"strong":[13,85,165],"physically":[14],"unclonable":[15],"function":[16],"(PUF).":[17],"In":[18],"contrast":[19],"conventional":[21],"PUFs,":[22],"which":[23],"typically":[24],"depend":[25],"on":[26],"randomness":[27],"initialized":[29],"SRAM":[30],"memory":[31],"or":[32,140],"delay/noise":[33],"in":[34,45,107,115,209],"an":[35,46,57],"oscillator,":[36],"this":[37],"study":[38,97],"makes":[39],"use":[40],"higher-order":[42],"harmonic":[43,71],"distortion":[44,72],"stage":[48],"as":[49,101,174,216],"physics-governed":[50],"security":[51,211],"primitive.":[52],"More":[53],"specifically,":[54],"we":[55,192],"utilize":[56],"efficient":[58],"Integral":[59],"Function":[60],"Method":[61],"(IFM)":[62],"extract":[64],"2nd-order":[65],"(HD2),":[66],"3rd-order":[67],"(HD3),":[68],"and":[69,81,111,131,148,156,187],"total":[70],"(THD)":[73],"new":[76],"primitives":[77],"for":[78,83],"process":[79,138],"security,":[80],"tools":[82],"PUF.":[86],"illustrate":[88,121],"capabilities":[90],"proposed":[93],"approach":[94],"via":[95],"performance":[100,199],"described":[102],"by":[103],"commercial":[105],"PDK":[106],"22":[108],"nm":[109,118],"technology,":[110],"two":[112],"different":[113],"PDKs":[114],"45":[117],"technology.":[119],"how":[122],"IFM":[123],"can":[124,176,200,213],"unravel":[125],"interplay":[126],"between":[127],"inherent":[129],"nonlinearities":[130],"bias":[132,157],"conditions":[133],"identify":[135],"given":[137],"technology":[139],"device":[141],"family":[142],"due":[143],"its":[145],"relative":[146],"simplicity":[147],"sensitivity":[149],"transistor":[151],"operation":[152],"modes.":[153],"Such":[154],"features":[155],"dependencies":[158],"are":[159],"then":[160],"used":[161],"PUF":[166],"with":[167],"large":[169],"number":[170],"challenge-response":[172],"pairs":[173],"it":[175],"employ":[177],"three":[178],"digital-to-analog":[179],"converters":[180],"(DAC)":[181],"set":[183],"quasistatic":[184],"sweep":[185],"parameters":[186],"linearity":[188],"response":[189],"thresholds.":[190],"Therefore,":[191],"argue":[193],"that":[194,212],"inverter\u2019s":[197],"linearity/distortion":[198],"become":[201],"very":[203],"valuable":[204],"marker":[205],"enhance":[207],"root-of-trust":[208],"hardware":[210],"also":[214],"serve":[215],"tool":[218],"monitor":[220],"age/reliability":[221],"integrated":[223],"circuits.":[224]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-19T00:00:00"}