{"id":"https://openalex.org/W7165172062","doi":"https://doi.org/10.1145/3787109.3815255","title":"From Generation to Failure Categorization: An Open-Source automated RTL Verification Framework for RVV","display_name":"From Generation to Failure Categorization: An Open-Source automated RTL Verification Framework for RVV","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165172062","doi":"https://doi.org/10.1145/3787109.3815255"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815255","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815255","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815255","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010414396","display_name":"Manfred Schl\u00e4gl","orcid":"https://orcid.org/0009-0007-3275-4797"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Manfred Schl\u00e4gl","raw_affiliation_strings":["Johannes Kepler University, Linz, Austria"],"raw_orcid":"https://orcid.org/0009-0007-3275-4797","affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119704361","display_name":"Jonas Reichhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Jonas Reichhardt","raw_affiliation_strings":["Johannes Kepler University, Linz, Austria"],"raw_orcid":"https://orcid.org/0009-0009-5275-0341","affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086566894","display_name":"Daniel Gro\u00dfe","orcid":"https://orcid.org/0000-0002-1490-6175"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel Grosse","raw_affiliation_strings":["Johannes Kepler University Linz & DFKI Bremen, Linz, Austria"],"raw_orcid":"https://orcid.org/0000-0002-1490-6175","affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz & DFKI Bremen, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.71286682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"622","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.46059998869895935,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.46059998869895935,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.18610000610351562,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.09200000017881393,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5449000000953674},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4415999948978424},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.41359999775886536},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.38109999895095825},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.3646000027656555},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3546000123023987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7347999811172485},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5449000000953674},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4415999948978424},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.41359999775886536},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39259999990463257},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.38109999895095825},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.3646000027656555},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3546000123023987},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.34619998931884766},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.34060001373291016},{"id":"https://openalex.org/C94124525","wikidata":"https://www.wikidata.org/wiki/Q912550","display_name":"Categorization","level":2,"score":0.325300008058548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2944999933242798},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.26759999990463257},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2587999999523163},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.25459998846054077},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25049999356269836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815255","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815255","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815255","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815255","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1992181084","https://openalex.org/W2098165956","https://openalex.org/W2127246304","https://openalex.org/W2136357775","https://openalex.org/W2767708858","https://openalex.org/W2936567838","https://openalex.org/W2994193159","https://openalex.org/W3083408094","https://openalex.org/W3092140938","https://openalex.org/W3127866319","https://openalex.org/W3154674654","https://openalex.org/W4312565909","https://openalex.org/W4378192144","https://openalex.org/W4383220308","https://openalex.org/W4394805411","https://openalex.org/W4409282730","https://openalex.org/W4410702679"],"related_works":[],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,27],"highly":[3],"automated,":[4],"open-source":[5,19],"RTL":[6,24,42],"verification":[7],"framework":[8,21,80],"for":[9,34],"the":[10,18,39,44],"RISC-V":[11],"Vector":[12],"Extension":[13],"(RVV)":[14],"1.0":[15],"that":[16,56],"extends":[17],"RVVTS":[20],"by":[22],"adding":[23],"support":[25],"and":[26,60,63,92],"novel":[28],"Automated":[29],"Failure":[30],"Categorization":[31],"(AFC)":[32],"stage":[33],"scalable":[35],"result":[36],"analysis.":[37],"Using":[38],"most":[40],"recent":[41],"of":[43,90],"silicon-proven":[45],"Ara":[46],"vector":[47],"processor":[48],"as":[49],"DUT,":[50],"we":[51],"generate":[52],"RVV":[53],"test":[54],"sets":[55],"encompass":[57],"both":[58],"positive":[59],"negative":[61],"testing,":[62],"achieve":[64],"over":[65],"96%":[66],"functional":[67],"coverage":[68],"\u2013":[69],"significantly":[70],"exceeding":[71],"our":[72],"evaluated":[73],"baseline,":[74],"which":[75],"achieves":[76],"only":[77],"11.04%.":[78],"Our":[79],"detects":[81],"more":[82],"than":[83],"82k":[84],"deviations,":[85],"automatically":[86],"minimizes":[87],"about":[88],"97%":[89],"them,":[91],"clusters":[93],"observed":[94],"failures":[95],"into":[96],"16":[97],"distinct":[98],"categories.":[99]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-19T00:00:00"}