{"id":"https://openalex.org/W7165182066","doi":"https://doi.org/10.1145/3787109.3815252","title":"A Unified Low-Latency ML-KEM Accelerator with Deterministic Packetization and Conflict-Free Memory Mapping","display_name":"A Unified Low-Latency ML-KEM Accelerator with Deterministic Packetization and Conflict-Free Memory Mapping","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165182066","doi":"https://doi.org/10.1145/3787109.3815252"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815252","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815252","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815252","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138850058","display_name":"Xiangrui Jia","orcid":"https://orcid.org/0009-0008-0489-0182"},"institutions":[{"id":"https://openalex.org/I198091727","display_name":"Tiangong University","ror":"https://ror.org/00xsr9m91","country_code":"CN","type":"education","lineage":["https://openalex.org/I198091727"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangrui Jia","raw_affiliation_strings":["Tiangong University, Tianjin, China"],"raw_orcid":"https://orcid.org/0009-0008-0489-0182","affiliations":[{"raw_affiliation_string":"Tiangong University, Tianjin, China","institution_ids":["https://openalex.org/I198091727"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020075105","display_name":"Qingzeng Song","orcid":"https://orcid.org/0000-0002-5406-294X"},"institutions":[{"id":"https://openalex.org/I198091727","display_name":"Tiangong University","ror":"https://ror.org/00xsr9m91","country_code":"CN","type":"education","lineage":["https://openalex.org/I198091727"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingzeng Song","raw_affiliation_strings":["Tiangong University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-5406-294X","affiliations":[{"raw_affiliation_string":"Tiangong University, Tianjin, China","institution_ids":["https://openalex.org/I198091727"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041134676","display_name":"Yongjiang Xue","orcid":"https://orcid.org/0000-0002-3487-0309"},"institutions":[{"id":"https://openalex.org/I198091727","display_name":"Tiangong University","ror":"https://ror.org/00xsr9m91","country_code":"CN","type":"education","lineage":["https://openalex.org/I198091727"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongjiang Xue","raw_affiliation_strings":["Tiangong university, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-3487-0309","affiliations":[{"raw_affiliation_string":"Tiangong university, Tianjin, China","institution_ids":["https://openalex.org/I198091727"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138935759","display_name":"Weigang Kong","orcid":"https://orcid.org/0009-0003-2638-1550"},"institutions":[{"id":"https://openalex.org/I198091727","display_name":"Tiangong University","ror":"https://ror.org/00xsr9m91","country_code":"CN","type":"education","lineage":["https://openalex.org/I198091727"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weigang Kong","raw_affiliation_strings":["Tiangong University, Tianjin, China"],"raw_orcid":"https://orcid.org/0009-0003-2638-1550","affiliations":[{"raw_affiliation_string":"Tiangong University, Tianjin, China","institution_ids":["https://openalex.org/I198091727"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063901096","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5054-9590"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Qiao","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-5054-9590","affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.8087308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"672","last_page":"678"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.2761000096797943,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.2761000096797943,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.23330000042915344,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.14000000059604645,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4788999855518341},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4345000088214874},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4041000008583069},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.376800000667572},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.37470000982284546},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.3582000136375427},{"id":"https://openalex.org/keywords/backward-compatibility","display_name":"Backward compatibility","score":0.35370001196861267},{"id":"https://openalex.org/keywords/encapsulation","display_name":"Encapsulation (networking)","score":0.3375000059604645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8047000169754028},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4788999855518341},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4345000088214874},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4097999930381775},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4041000008583069},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3804999887943268},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.376800000667572},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.37470000982284546},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3619999885559082},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.3582000136375427},{"id":"https://openalex.org/C20574231","wikidata":"https://www.wikidata.org/wiki/Q844605","display_name":"Backward compatibility","level":2,"score":0.35370001196861267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3424000144004822},{"id":"https://openalex.org/C81147070","wikidata":"https://www.wikidata.org/wiki/Q1172449","display_name":"Encapsulation (networking)","level":2,"score":0.3375000059604645},{"id":"https://openalex.org/C527821871","wikidata":"https://www.wikidata.org/wiki/Q228502","display_name":"Access control","level":2,"score":0.3328000009059906},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.3231000006198883},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.30979999899864197},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3005000054836273},{"id":"https://openalex.org/C70000936","wikidata":"https://www.wikidata.org/wiki/Q4672467","display_name":"Access method","level":2,"score":0.2906999886035919},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2791999876499176},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.26460000872612},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26440000534057617},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.2556999921798706},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815252","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815252","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815252","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815252","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2036378739","https://openalex.org/W2137147061","https://openalex.org/W2866028610","https://openalex.org/W3135053459","https://openalex.org/W3216360301","https://openalex.org/W4232836212","https://openalex.org/W4295872570","https://openalex.org/W4385237357","https://openalex.org/W4386178380","https://openalex.org/W4387092738","https://openalex.org/W4401459825","https://openalex.org/W4401506966","https://openalex.org/W4409955555","https://openalex.org/W4411713636","https://openalex.org/W4413755379","https://openalex.org/W7128610662","https://openalex.org/W7147383044"],"related_works":[],"abstract_inverted_index":{"National":[0],"Institute":[1],"of":[2],"Standards":[3,10],"and":[4,29,52,84,123,161,166],"Technology":[5],"(NIST)":[6],"Federal":[7],"Information":[8],"Processing":[9],"(FIPS)":[11],"203":[12],"standardizes":[13],"Module-Lattice-Based":[14],"Key-Encapsulation":[15],"Mechanism":[16],"(ML-KEM),":[17],"driving":[18],"the":[19,104,152,181],"demand":[20],"for":[21,180],"low-latency":[22],"accelerators":[23],"that":[24],"handle":[25],"heterogeneous":[26],"pipeline":[27],"rates":[28],"complex":[30],"on-chip":[31],"memory":[32,91],"provisioning.":[33],"We":[34],"present":[35],"a":[36,42,109,134,148],"speed-prioritized,":[37],"unified":[38],"ML-KEM-512":[39,183],"accelerator":[40],"with":[41],"16-lane":[43,71],"packet":[44],"interface":[45],"across":[46],"Key":[47],"Generation":[48],"(KeyGen),":[49],"Encapsulation":[50],"(Encaps),":[51],"Decapsulation":[53],"(Decaps).":[54],"To":[55,77],"bridge":[56],"irregular":[57],"data":[58],"streams,":[59],"an":[60,170],"output":[61],"shaper":[62],"aggregates":[63],"accepted":[64],"coefficients":[65],"from":[66],"rejection":[67],"sampling":[68],"into":[69],"deterministic":[70],"blocks,":[72],"shortening":[73],"control":[74],"critical":[75],"paths.":[76],"sustain":[78],"parallel":[79],"Number":[80,86],"Theoretic":[81,87],"Transform":[82,88],"(NTT)":[83],"Inverse":[85],"(INTT)":[89],"utilization,":[90],"is":[92],"partitioned":[93],"by":[94],"access":[95,127],"semantics:":[96],"sequential":[97],"boundary":[98],"traffic":[99],"uses":[100,108],"hierarchical":[101],"buffers,":[102],"while":[103,133],"strided":[105],"transform":[106],"domain":[107],"16-bank":[110],"store":[111],"via":[112],"distributed":[113],"Look-Up":[114],"Table":[115,137],"Random":[116],"Access":[117],"Memory":[118],"(LUTRAM).":[119],"XOR":[120],"bank":[121],"mapping":[122],"stage-aware":[124],"scheduling":[125],"eliminate":[126],"conflicts":[128],"inherent":[129],"in":[130,163],"standard":[131],"mappings,":[132],"Latest":[135],"Value":[136],"(LVT)-based":[138],"scheme":[139],"provides":[140],"logical":[141],"Two-Write":[142],"Two-Read":[143],"(2W2R)":[144],"semantics.":[145],"Implemented":[146],"on":[147],"Xilinx":[149],"Artix-7":[150],"FPGA,":[151],"design":[153],"operates":[154],"at":[155],"225":[156],"MHz,":[157],"completing":[158],"KeyGen,":[159],"Encaps,":[160],"Decaps":[162],"1131,":[164],"1228,":[165],"1641":[167],"cycles.":[168],"Achieving":[169],"17.78":[171],"\u00b5s":[172],"lifecycle":[173],"latency,":[174],"it":[175],"demonstrates":[176],"superior":[177],"execution":[178],"efficiency":[179],"complete":[182],"flow.":[184]},"counts_by_year":[],"updated_date":"2026-06-19T15:51:49.773706","created_date":"2026-06-19T00:00:00"}