{"id":"https://openalex.org/W7165172277","doi":"https://doi.org/10.1145/3787109.3815233","title":"A 28nm RAID-on-Chip SoC Using On-Chip SRAM and Xfer-Driven Transfers","display_name":"A 28nm RAID-on-Chip SoC Using On-Chip SRAM and Xfer-Driven Transfers","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165172277","doi":"https://doi.org/10.1145/3787109.3815233"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815233","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815233","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138833155","display_name":"Xu Gao","orcid":"https://orcid.org/0009-0006-2213-0617"},"institutions":[{"id":"https://openalex.org/I191208505","display_name":"Xiamen University","ror":"https://ror.org/00mcjh785","country_code":"CN","type":"education","lineage":["https://openalex.org/I191208505"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Gao","raw_affiliation_strings":["Xiamen University, Xiamen, China"],"raw_orcid":"https://orcid.org/0009-0006-2213-0617","affiliations":[{"raw_affiliation_string":"Xiamen University, Xiamen, China","institution_ids":["https://openalex.org/I191208505"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077525450","display_name":"Qiyu Wu","orcid":"https://orcid.org/0000-0002-6013-8533"},"institutions":[{"id":"https://openalex.org/I4210110448","display_name":"Learning Through an Expanded Arts Program","ror":"https://ror.org/01yq8nk56","country_code":"US","type":"education","lineage":["https://openalex.org/I4210110448"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiyu Wu","raw_affiliation_strings":["LeapIO Inc., Beijing, China"],"raw_orcid":"https://orcid.org/0009-0006-9394-0457","affiliations":[{"raw_affiliation_string":"LeapIO Inc., Beijing, China","institution_ids":["https://openalex.org/I4210110448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334497","display_name":"Xiaoyang Wang","orcid":"https://orcid.org/0000-0001-6629-0176"},"institutions":[{"id":"https://openalex.org/I4210110448","display_name":"Learning Through an Expanded Arts Program","ror":"https://ror.org/01yq8nk56","country_code":"US","type":"education","lineage":["https://openalex.org/I4210110448"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoyang Wang","raw_affiliation_strings":["LeapIO Inc., Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-6629-0176","affiliations":[{"raw_affiliation_string":"LeapIO Inc., Beijing, China","institution_ids":["https://openalex.org/I4210110448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123042961","display_name":"Minjie Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I191208505","display_name":"Xiamen University","ror":"https://ror.org/00mcjh785","country_code":"CN","type":"education","lineage":["https://openalex.org/I191208505"]},{"id":"https://openalex.org/I75867142","display_name":"Xiamen University of Technology","ror":"https://ror.org/01285e189","country_code":"CN","type":"education","lineage":["https://openalex.org/I75867142"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minjie Fan","raw_affiliation_strings":["Xiamen University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0004-0327-3335","affiliations":[{"raw_affiliation_string":"Xiamen University, Beijing, China","institution_ids":["https://openalex.org/I191208505","https://openalex.org/I75867142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101740783","display_name":"Jiwu Shu","orcid":"https://orcid.org/0000-0002-7362-2789"},"institutions":[{"id":"https://openalex.org/I191208505","display_name":"Xiamen University","ror":"https://ror.org/00mcjh785","country_code":"CN","type":"education","lineage":["https://openalex.org/I191208505"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiwu Shu","raw_affiliation_strings":["Xiamen University, Xiamen, China"],"raw_orcid":"https://orcid.org/0000-0002-7362-2789","affiliations":[{"raw_affiliation_string":"Xiamen University, Xiamen, China","institution_ids":["https://openalex.org/I191208505"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.6628999710083008,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.6628999710083008,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.13079999387264252,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0786999985575676,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8059999942779541},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.644599974155426},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6140999794006348},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.565500020980835},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.46320000290870667},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.3716999888420105}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8059999942779541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7148000001907349},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.644599974155426},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6140999794006348},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.565500020980835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46950000524520874},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.46320000290870667},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.3716999888420105},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.3569999933242798},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3375999927520752},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.32899999618530273},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.30239999294281006},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.29409998655319214},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2775999903678894},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2660999894142151},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26080000400543213},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815233","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815233","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815233","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.45932909846305847,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1976079951","https://openalex.org/W1978112799","https://openalex.org/W2105271931","https://openalex.org/W2147853062","https://openalex.org/W2731614431","https://openalex.org/W4299352611","https://openalex.org/W4400810403","https://openalex.org/W4408530689"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"data":[1,41],"centers":[2],"and":[3,13,43],"HPC":[4],"platforms":[5],"demand":[6],"storage":[7],"controllers":[8],"that":[9],"sustain":[10],"high":[11],"throughput":[12],"low":[14],"latency":[15],"under":[16,35],"massive":[17],"parallel":[18],"I/O.":[19],"However,":[20],"existing":[21],"RAID-on-Chip":[22],"(ROC)":[23],"designs":[24],"commonly":[25],"depend":[26],"on":[27],"large":[28],"off-chip":[29],"DRAM":[30],"buffers,":[31],"which":[32],"become":[33],"bottlenecks":[34],"write-amplified":[36],"workloads":[37],"due":[38],"to":[39],"internal":[40],"traffic":[42],"inefficient":[44],"I/O":[45],"scheduling.":[46]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-19T00:00:00"}