{"id":"https://openalex.org/W7165114879","doi":"https://doi.org/10.1145/3787109.3815207","title":"THLR: A Top-down Hierarchical Logic Rewrite Framework for Xor-Majority-Inverter Graphs","display_name":"THLR: A Top-down Hierarchical Logic Rewrite Framework for Xor-Majority-Inverter Graphs","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165114879","doi":"https://doi.org/10.1145/3787109.3815207"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815207","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3787109.3815207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138924834","display_name":"Ran Zhang","orcid":"https://orcid.org/0009-0001-9615-2716"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ran Zhang","raw_affiliation_strings":["SKLP, Institute of Computing Technology, CAS, Beijing, China and School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0001-9615-2716","affiliations":[{"raw_affiliation_string":"SKLP, Institute of Computing Technology, CAS, Beijing, China and School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138948906","display_name":"Rongliang Fu","orcid":"https://orcid.org/0000-0003-3744-2083"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Rongliang Fu","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0003-3744-2083","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101884772","display_name":"S. Ren","orcid":"https://orcid.org/0009-0003-6593-9692"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Shuo Ren","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":"https://orcid.org/0009-0003-6593-9692","affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008104297","display_name":"W. Li","orcid":"https://orcid.org/0009-0006-1204-5929"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxing Li","raw_affiliation_strings":["SKLP, Institute of Computing Technology, CAS, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0006-1204-5929","affiliations":[{"raw_affiliation_string":"SKLP, Institute of Computing Technology, CAS, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138866294","display_name":"Da Wang","orcid":"https://orcid.org/0009-0000-2792-077X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Da Wang","raw_affiliation_strings":["SKLP, Institute of Computing Technology, CAS, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0000-2792-077X","affiliations":[{"raw_affiliation_string":"SKLP, Institute of Computing Technology, CAS, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135479678","display_name":"Fei Wang","orcid":"https://orcid.org/0009-0002-5373-2646"},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"education","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Wang","raw_affiliation_strings":["Shandong University, Shandong, China"],"raw_orcid":"https://orcid.org/0009-0002-5373-2646","affiliations":[{"raw_affiliation_string":"Shandong University, Shandong, China","institution_ids":["https://openalex.org/I154099455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023098180","display_name":"Xiaochun Ye","orcid":"https://orcid.org/0000-0003-4598-1685"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaochun Ye","raw_affiliation_strings":["SKLP, Institute of Computing Technology, CAS, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-4598-1685","affiliations":[{"raw_affiliation_string":"SKLP, Institute of Computing Technology, CAS, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-7348-5625","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032468655","display_name":"Junying Huang","orcid":"https://orcid.org/0000-0001-5845-6965"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junying Huang","raw_affiliation_strings":["SKLP, Institute of Computing Technology, CAS, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-5845-6965","affiliations":[{"raw_affiliation_string":"SKLP, Institute of Computing Technology, CAS, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.76225742,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.35749998688697815,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.35749998688697815,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.3361999988555908,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.05090000107884407,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.9535999894142151},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6165000200271606},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5580999851226807},{"id":"https://openalex.org/keywords/product-term","display_name":"Product term","score":0.5117999911308289},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4025999903678894},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.40049999952316284},{"id":"https://openalex.org/keywords/graph-rewriting","display_name":"Graph rewriting","score":0.37389999628067017},{"id":"https://openalex.org/keywords/true-quantified-boolean-formula","display_name":"True quantified Boolean formula","score":0.3625999987125397}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.9535999894142151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855000257492065},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6165000200271606},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5580999851226807},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.534600019454956},{"id":"https://openalex.org/C9429942","wikidata":"https://www.wikidata.org/wiki/Q1781698","display_name":"Product term","level":5,"score":0.5117999911308289},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4025999903678894},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.40049999952316284},{"id":"https://openalex.org/C558772884","wikidata":"https://www.wikidata.org/wiki/Q1508564","display_name":"Graph rewriting","level":3,"score":0.37389999628067017},{"id":"https://openalex.org/C200415742","wikidata":"https://www.wikidata.org/wiki/Q1350285","display_name":"True quantified Boolean formula","level":2,"score":0.3625999987125397},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.36039999127388},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.3546999990940094},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35040000081062317},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.33959999680519104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3343000113964081},{"id":"https://openalex.org/C134444547","wikidata":"https://www.wikidata.org/wiki/Q585230","display_name":"Boolean network","level":3,"score":0.31679999828338623},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2964000105857849},{"id":"https://openalex.org/C2987117450","wikidata":"https://www.wikidata.org/wiki/Q275603","display_name":"Logic program","level":3,"score":0.29269999265670776},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2904999852180481},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.2802000045776367}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815207","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3787109.3815207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1984163270","https://openalex.org/W2028206183","https://openalex.org/W2140975144","https://openalex.org/W2290321903","https://openalex.org/W2560531073","https://openalex.org/W2587804194","https://openalex.org/W2773750423","https://openalex.org/W2946189651","https://openalex.org/W4210669946","https://openalex.org/W4408198440","https://openalex.org/W4411724845","https://openalex.org/W7128305526","https://openalex.org/W7134980719","https://openalex.org/W7163528380"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,21,33,36,40,45,75,88,104,116,156,175],"increasing":[2],"complexity":[3],"of":[4,35,43,54,79,91,119],"integrated":[5],"circuits,":[6],"multiple":[7,80],"Boolean":[8,81,93],"network":[9,82,94,105],"types":[10],"have":[11,25],"been":[12],"developed":[13],"to":[14,32,115,149],"support":[15],"efficient":[16],"logic":[17,68],"rewriting":[18,37,46,69,89,124,151],"methods.":[19],"Although":[20],"Xor-Majority-Inverter":[22],"Graphs":[23],"(XMG)":[24],"a":[26,64,98,167],"relatively":[27],"compact":[28],"expressive":[29,77],"power,":[30],"due":[31],"characteristics":[34,118],"itself":[38],"and":[39],"inherent":[41],"properties":[42],"XMG,":[44],"does":[47],"not":[48],"always":[49],"perform":[50],"optimally":[51],"in":[52,144,170],"terms":[53],"optimization":[55],"performance":[56],"on":[57],"XMG.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62,96],"propose":[63,97],"novel":[65],"top-down":[66],"hierarchical":[67,92],"framework":[70,134],"for":[71],"XMG":[72],"that":[73,102,132],"exploits":[74],"complementary":[76],"capabilities":[78],"types.":[83],"To":[84],"more":[85],"effectively":[86,122],"leverage":[87],"potential":[90],"types,":[95],"type-aware":[99],"partitioning":[100],"strategy":[101],"decomposes":[103],"into":[106],"structurally":[107],"meaningful":[108],"sub-circuits.":[109],"This":[110],"enables":[111],"targeted":[112],"optimizations":[113],"tailored":[114],"structural":[117],"each":[120],"sub-circuit,":[121],"balancing":[123],"quality":[125],"with":[126],"computational":[127],"efficiency.":[128],"Experimental":[129],"results":[130],"demonstrate":[131],"our":[133],"significantly":[135],"improves":[136],"circuit":[137],"quality,":[138],"achieving":[139],"an":[140],"approximate":[141],"4.31%":[142],"reduction":[143],"node-depth":[145],"product":[146,172],"(NDP)":[147],"compared":[148],"state-of-the-art":[150,176],"methods,":[152],"while":[153],"also":[154],"reducing":[155],"runtime":[157],"by":[158],"about":[159],"13.62%.":[160],"Moreover,":[161],"after":[162],"ASIC":[163],"mapping,":[164],"THLR":[165],"delivers":[166],"3.10%":[168],"improvement":[169],"area-delay":[171],"(ADP)":[173],"over":[174],"approaches.":[177]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-19T00:00:00"}