{"id":"https://openalex.org/W7165120090","doi":"https://doi.org/10.1145/3787109.3815205","title":"CryoBoost: A 40nm Cryogenic-CMOS Matrix Multiplication Accelerator for Energy Efficient Computing","display_name":"CryoBoost: A 40nm Cryogenic-CMOS Matrix Multiplication Accelerator for Energy Efficient Computing","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165120090","doi":"https://doi.org/10.1145/3787109.3815205"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815205","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815205","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034707400","display_name":"Rakshith Saligram","orcid":"https://orcid.org/0000-0002-7436-9375"},"institutions":[{"id":"https://openalex.org/I2802706902","display_name":"Knoxville College","ror":"https://ror.org/02bxrp522","country_code":"US","type":"education","lineage":["https://openalex.org/I2802706902"]},{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rakshith Saligram","raw_affiliation_strings":["University of Tennessee, Knoxville, Knoxville, TN, USA"],"raw_orcid":"https://orcid.org/0000-0002-7436-9375","affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville, Knoxville, TN, USA","institution_ids":["https://openalex.org/I2802706902","https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027137793","display_name":"Samuel Spetalnick","orcid":"https://orcid.org/0000-0003-1627-9002"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Spetalnick","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0003-1627-9002","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089938000","display_name":"Brian Crafton","orcid":"https://orcid.org/0000-0002-0227-0421"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Crafton","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0009-0000-0693-6887","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078008152","display_name":"Muya Chang","orcid":"https://orcid.org/0000-0002-3035-1106"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muya Chang","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0002-3035-1106","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029843491","display_name":"Alec Nordlund","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alec Nordlund","raw_affiliation_strings":["Oregon State University, Corvallis, USA"],"raw_orcid":"https://orcid.org/0009-0009-4491-8757","affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043317470","display_name":"Joshua Gess","orcid":"https://orcid.org/0000-0001-9260-3711"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Gess","raw_affiliation_strings":["Oregon State University, Corvallis, USA"],"raw_orcid":"https://orcid.org/0000-0001-9260-3711","affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705710","display_name":"Ruslan Nagimov","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruslan Nagimov","raw_affiliation_strings":["Microsoft, Redmond, USA"],"raw_orcid":"https://orcid.org/0009-0009-5457-8143","affiliations":[{"raw_affiliation_string":"Microsoft, Redmond, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0001-8391-0576","affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.5142999887466431,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.5142999887466431,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.1128000020980835,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.053700000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.657800018787384},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.6560999751091003},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.612500011920929},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5602999925613403},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5378000140190125},{"id":"https://openalex.org/keywords/electrical-efficiency","display_name":"Electrical efficiency","score":0.4860000014305115},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4675000011920929},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.45500001311302185},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4244999885559082}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.657800018787384},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.6560999751091003},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.612500011920929},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5602999925613403},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5378000140190125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5295000076293945},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.4860000014305115},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4675000011920929},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.45500001311302185},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4244999885559082},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.42260000109672546},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.41780000925064087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4025000035762787},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3785000145435333},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.367000013589859},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36570000648498535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3564000129699707},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34200000762939453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3337000012397766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31529998779296875},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.2919999957084656},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28679999709129333},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C520301825","wikidata":"https://www.wikidata.org/wiki/Q380170","display_name":"Energy conservation","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2727000117301941},{"id":"https://openalex.org/C131321042","wikidata":"https://www.wikidata.org/wiki/Q656685","display_name":"Operating temperature","level":2,"score":0.25920000672340393},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.25600001215934753},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815205","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815205","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9031497240066528,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2981323010","https://openalex.org/W3160393719","https://openalex.org/W3203060215","https://openalex.org/W3210209504","https://openalex.org/W4317793302","https://openalex.org/W4387494819","https://openalex.org/W4389519006","https://openalex.org/W4390414948"],"related_works":[],"abstract_inverted_index":{"This":[0,137],"paper":[1,77],"proposes":[2],"a":[3,26,31,57,64,68,79,97,134],"cryogenic":[4,103],"Matrix":[5],"Multiplication":[6],"(MATMUL)":[7],"accelerator":[8],"chip":[9],"to":[10,39,107,115,129,139,141],"address":[11],"the":[12,83],"exponential":[13],"increase":[14],"in":[15,18,25,100,110,144],"energy":[16,122,146],"consumption":[17],"AI":[19],"model":[20],"training.":[21],"The":[22,41,61,76,94,120],"accelerator,":[23],"designed":[24],"40nm":[27],"CMOS":[28],"process,":[29],"leverages":[30],"Liquid":[32],"Nitrogen-based":[33],"cooling":[34],"system,":[35],"operating":[36,48],"from":[37,125],"300K":[38,116,128],"77K.":[40],"design":[42],"comprises":[43],"10":[44],"processing":[45],"elements":[46],"(PEs)":[47],"on":[49],"4x4":[50],"matrices":[51],"at":[52,102,112,117,127,131],"INT8":[53],"precision,":[54],"interconnected":[55],"by":[56],"core":[58],"data":[59],"ring.":[60],"PEs":[62],"use":[63],"load-store":[65],"architecture":[66],"with":[67,105],"128-bit":[69],"very":[70],"long":[71],"instruction":[72],"word":[73],"(VLIW)-based":[74],"controller.":[75],"presents":[78],"detailed":[80],"characterization":[81],"of":[82],"supply":[84],"voltage":[85],"versus":[86],"frequency,":[87],"performance,":[88],"and":[89],"power":[90,101,111],"across":[91],"different":[92],"temperatures.":[93],"results":[95],"indicate":[96],"significant":[98],"reduction":[99,109,143],"temperatures,":[104],"up":[106,140],"45.7%":[108],"77K":[113],"compared":[114],"iso":[118],"performance.":[119],"maximum":[121],"efficiency":[123],"increases":[124],"1.975GHz/W":[126],"2.497GHz/W":[130],"77K,":[132],"yielding":[133],"26.4%":[135],"gain.":[136],"translates":[138],"20%":[142],"training":[145],"for":[147],"Large":[148],"Language":[149],"Models.":[150]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-19T00:00:00"}