{"id":"https://openalex.org/W7154001087","doi":"https://doi.org/10.1145/3786351","title":"ParSCo: Performance-Driven Par titioning and S cheduling Co -optimization Framework for Processor-based Emulation","display_name":"ParSCo: Performance-Driven Par titioning and S cheduling Co -optimization Framework for Processor-based Emulation","publication_year":2026,"publication_date":"2026-04-13","ids":{"openalex":"https://openalex.org/W7154001087","doi":"https://doi.org/10.1145/3786351"},"language":"en","primary_location":{"id":"doi:10.1145/3786351","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3786351","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3786351","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5133492376","display_name":"Shunyang Bi","orcid":"https://orcid.org/0009-0001-1341-3977"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunyang Bi","raw_affiliation_strings":["school of microelectronics, Xidian University"],"raw_orcid":"https://orcid.org/0009-0001-1341-3977","affiliations":[{"raw_affiliation_string":"school of microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147579403","display_name":"Jing Tang","orcid":"https://orcid.org/0009-0002-8737-228X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Tang","raw_affiliation_strings":["Xidian University School of Microelectronics"],"raw_orcid":"https://orcid.org/0009-0002-8737-228X","affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101178415","display_name":"Hailong You","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong You","raw_affiliation_strings":["Xidian University School of Microelectronics"],"raw_orcid":"https://orcid.org/0000-0003-3427-5320","affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101680990","display_name":"Haonan Wu","orcid":"https://orcid.org/0000-0002-7701-6129"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haonan Wu","raw_affiliation_strings":["Microelectronics, Xidian University"],"raw_orcid":"https://orcid.org/0009-0001-4732-5705","affiliations":[{"raw_affiliation_string":"Microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100331535","display_name":"Cong Li","orcid":"https://orcid.org/0000-0001-6289-6680"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cong Li","raw_affiliation_strings":["School of Microelectronics, Xidian University"],"raw_orcid":"https://orcid.org/0000-0001-6289-6680","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111538908","display_name":"Richard Sun","orcid":"https://orcid.org/0009-0003-3924-2154"},"institutions":[{"id":"https://openalex.org/I4210161303","display_name":"S2 Corporation (United States)","ror":"https://ror.org/05wnzmz28","country_code":"US","type":"company","lineage":["https://openalex.org/I4210161303"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Sun","raw_affiliation_strings":["S2C Inc"],"raw_orcid":"https://orcid.org/0009-0003-3924-2154","affiliations":[{"raw_affiliation_string":"S2C Inc","institution_ids":["https://openalex.org/I4210161303"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.43691326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"5","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8977000117301941,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8977000117301941,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.02630000002682209,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.025299999862909317,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8978000283241272},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6517999768257141},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4853000044822693},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.41839998960494995},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.40630000829696655},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.3977000117301941},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3375000059604645},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3325999975204468}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8978000283241272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8708000183105469},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6517999768257141},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5677000284194946},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4853000044822693},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.41839998960494995},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.40630000829696655},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.3977000117301941},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3718999922275543},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35530000925064087},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3375000059604645},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3328999876976013},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3325999975204468},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.3301999866962433},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.311599999666214},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.3089999854564667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30640000104904175},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2662999927997589},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26600000262260437},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C111873713","wikidata":"https://www.wikidata.org/wiki/Q1641413","display_name":"Job scheduler","level":3,"score":0.25619998574256897},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2540999948978424},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3786351","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3786351","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3786351","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3786351","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5327376507","display_name":null,"funder_award_id":"62404161","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2011601876","https://openalex.org/W2040466547","https://openalex.org/W2078174680","https://openalex.org/W2103280741","https://openalex.org/W2132450497","https://openalex.org/W2142184646","https://openalex.org/W2164340799","https://openalex.org/W2972228457","https://openalex.org/W3011427649","https://openalex.org/W3136950882","https://openalex.org/W4255476700","https://openalex.org/W4319870528","https://openalex.org/W4388624384","https://openalex.org/W4392680915","https://openalex.org/W4402128914","https://openalex.org/W4409282583"],"related_works":[],"abstract_inverted_index":{"As":[0],"the":[1,15,31,66,134,146,159,163,169,173,211,238],"scale":[2],"and":[3,36,44,59,76,88,99,102,127,152,175,192,202,230,243],"complexity":[4,148],"of":[5,14,68,107,149,162,213,220],"designs":[6],"increase,":[7],"functional":[8],"verification":[9],"becomes":[10],"a":[11,57,105,204],"critical":[12],"part":[13],"very-large-scale":[16],"integration":[17],"(VLSI)":[18],"design":[19,178],"flow.":[20],"However,":[21],"existing":[22],"processor-based":[23],"emulation":[24,138],"systems":[25],"suffer":[26],"from":[27],"inefficiencies":[28],"due":[29],"to":[30,154,183,237],"misalignment":[32],"objective":[33],"between":[34],"partitioning":[35,58,98,120,242],"scheduling,":[37],"which":[38,131,180],"are":[39],"traditionally":[40],"treated":[41],"as":[42],"separate":[43],"independent":[45],"stages":[46,70,101],"during":[47],"compilation.":[48,139],"To":[49,84],"address":[50],"this":[51],"issue,":[52],"we":[53,93,141,167],"propose":[54],"ParSCo":[55,188,214],",":[56,116,124,126,130,215],"scheduling":[60,100,129,244],"co-optimization":[61,135],"framework":[62],"that":[63,144,194],"explicitly":[64],"aligns":[65],"objectives":[67,87],"both":[69],"by":[71],"jointly":[72],"considering":[73],"cut":[74],"minimization":[75],"topological":[77],"order":[78],"balancing":[79],"(TOB)":[80],"under":[81],"multiple":[82,114],"constraints.":[83],"integrate":[85],"these":[86],"constraints":[89,115],"into":[90,96],"our":[91,198],"framework,":[92],"incorporate":[94],"them":[95],"all":[97],"further":[103],"develop":[104],"set":[106],"novel":[108],"techniques,":[109],"including":[110],"TOB-aware":[111],"coarsening":[112],"with":[113,121],"global":[117],"growing":[118],"initial":[119],"fixed":[122],"nodes":[123],"TopoRefinement":[125],"partitioning-aware":[128],"collectively":[132],"enhance":[133],"process":[136],"in":[137,197,222,228,233],"Furthermore,":[140,166],"establish":[142],"theorems":[143],"reduce":[145],"time":[147,223,235],"gain":[150],"calculation":[151],"update":[153],"O":[155],"(1),":[156],"significantly":[157,189],"improving":[158],"computational":[160],"efficiency":[161],"whole":[164],"process.":[165],"evaluate":[168],"proposed":[170],"method":[171],"on":[172],"public":[174],"open-source":[176],"chip":[177],"benchmarks,":[179],"have":[181],"up":[182],"nearly":[184],"10":[185],"million":[186],"cells.":[187],"extends":[190],"ideas":[191],"algorithms":[193],"first":[195],"appeared":[196],"previous":[199],"work":[200],"TopoOrderPart":[201],"achieves":[203],"15%":[205],"improvement.":[206],"Extensive":[207],"experimental":[208],"results":[209],"demonstrate":[210],"effectiveness":[212],"achieving":[216],"an":[217],"average":[218],"improvement":[219],"22.5%":[221],"step":[224],"reduction,":[225],"72%":[226],"enhancement":[227],"TOB,":[229],"55%":[231],"acceleration":[232],"CPU":[234],"compared":[236],"state-of-the-art":[239],"(SOTA)":[240],"two-stage":[241],"approach.":[245]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2026-04-14T00:00:00"}