{"id":"https://openalex.org/W1998406679","doi":"https://doi.org/10.1145/378239.378499","title":"(When) will FPGAs kill ASICs? (panel session)","display_name":"(When) will FPGAs kill ASICs? (panel session)","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W1998406679","doi":"https://doi.org/10.1145/378239.378499","mag":"1998406679"},"language":"en","primary_location":{"id":"doi:10.1145/378239.378499","is_oa":false,"landing_page_url":"https://doi.org/10.1145/378239.378499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th conference on Design automation  - DAC '01","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008408555","display_name":"Rob A. Rutenbar","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rob A. Rutenbar","raw_affiliation_strings":["Carnegie Mellon University"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050769708","display_name":"Max Baron","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Max Baron","raw_affiliation_strings":["Microprocessor Report, Cahners Electronic Group"],"affiliations":[{"raw_affiliation_string":"Microprocessor Report, Cahners Electronic Group","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091398411","display_name":"Thomas Daniel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137482","display_name":"Applied Logic Laboratory (Hungary)","ror":"https://ror.org/04kpvds24","country_code":"HU","type":"company","lineage":["https://openalex.org/I4210137482"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Thomas Daniel","raw_affiliation_strings":["LSI Logic","LSI Logic#TAB#"],"affiliations":[{"raw_affiliation_string":"LSI Logic","institution_ids":[]},{"raw_affiliation_string":"LSI Logic#TAB#","institution_ids":["https://openalex.org/I4210137482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067371934","display_name":"Rajeev Jayaraman","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev Jayaraman","raw_affiliation_strings":["Xilinx Inc","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050510761","display_name":"Zvi Or-Bach","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zvi Or-Bach","raw_affiliation_strings":["eASIC Inc"],"affiliations":[{"raw_affiliation_string":"eASIC Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I4210124726","display_name":"Technology Centre Prague","ror":"https://ror.org/02tc3qm58","country_code":"CZ","type":"nonprofit","lineage":["https://openalex.org/I4210124726"]},{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA","CZ"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["Altera Toronto Technology Centre and The University of Toronto"],"affiliations":[{"raw_affiliation_string":"Altera Toronto Technology Centre and The University of Toronto","institution_ids":["https://openalex.org/I4210124726","https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["The University of Washington","the University of Washington#TAB#"],"affiliations":[{"raw_affiliation_string":"The University of Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"the University of Washington#TAB#","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5008408555"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.16964162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"321","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.3546999990940094,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.3546999990940094,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9453138113021851},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8515408039093018},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5488545894622803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5401602387428284},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.520645797252655},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5046335458755493},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.45028454065322876},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4406537711620331},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.41387060284614563},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34695112705230713},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.33260250091552734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3100620210170746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21605435013771057},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16669988632202148}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9453138113021851},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8515408039093018},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5488545894622803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5401602387428284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.520645797252655},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5046335458755493},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.45028454065322876},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4406537711620331},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.41387060284614563},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34695112705230713},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33260250091552734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3100620210170746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21605435013771057},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16669988632202148},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/378239.378499","is_oa":false,"landing_page_url":"https://doi.org/10.1145/378239.378499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th conference on Design automation  - DAC '01","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4234601000","https://openalex.org/W2197466303","https://openalex.org/W2151236218","https://openalex.org/W1512285683","https://openalex.org/W2990957507","https://openalex.org/W4239388060","https://openalex.org/W2187918628","https://openalex.org/W2139569078","https://openalex.org/W2254425074","https://openalex.org/W2135636985"],"abstract_inverted_index":{"There":[0],"was":[1],"a":[2,50,130],"time":[3],"-":[4,10],"in":[5,129],"the":[6,46,68,116,124],"dim":[7],"historical":[8],"past":[9],"when":[11],"foundries":[12],"actually":[13],"made":[14],"ASICs":[15,92,138],"with":[16,36,135,139],"only":[17],"5000":[18],"to":[19,56,113,126],"50,000":[20],"logic":[21],"gates.":[22],"But":[23],"FPGAs":[24,44,84,134],"and":[25,30,40,54,64,76,101,107],"CPLDs":[26],"conquered":[27],"those":[28],"markets":[29],"pushed":[31],"ASIC":[32,52,87,121],"silicon":[33],"toward":[34],"opportunities":[35],"more":[37],"logic,":[38],"volume,":[39],"speed.":[41,109],"Today's":[42],"largest":[43],"approach":[45],"few-million-gate":[47],"size":[48,106],"of":[49,70,97,105,119,133],"typical":[51],"design,":[53],"continue":[55],"sprout":[57],"embedded":[58],"cores,":[59],"such":[60],"as":[61],"CPUs,":[62],"memories,":[63],"interfaces.":[65],"And":[66],"given":[67],"risks":[69],"nonworking":[71],"nanometer":[72],"silicon,":[73],"FPGA":[74,99,140],"costs":[75],"time-to-market":[77],"are":[78,93],"looking":[79],"awfully":[80],"attractive.":[81],"So,":[82],"will":[83,147],"kill":[85],"ASICs?":[86],"technologists":[88],"certainly":[89],"think":[90],"not.":[91],"themselves":[94],"sprouting":[95],"patches":[96],"programmable":[98],"fabric,":[100],"pushing":[102],"new":[103],"realms":[104],"especially":[108],"New":[110],"tools":[111],"claim":[112],"have":[114],"tamed":[115],"convergence":[117],"problems":[118],"older":[120],"flows.":[122],"Is":[123],"future":[125],"be":[127],"found":[128],"market":[131],"full":[132],"ASIC-like":[136],"cores?":[137,141],"Other":[142],"exotic":[143],"hybrids?":[144],"Our":[145],"panelists":[146],"share":[148],"their":[149],"disagreements":[150],"on":[151],"these":[152],"prognostications.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}