{"id":"https://openalex.org/W7125896513","doi":"https://doi.org/10.1145/3779434","title":"ETOF: An Efficient Transistor-Level Optimization Flow for Large-Scale CMOS Circuits","display_name":"ETOF: An Efficient Transistor-Level Optimization Flow for Large-Scale CMOS Circuits","publication_year":2026,"publication_date":"2026-01-28","ids":{"openalex":"https://openalex.org/W7125896513","doi":"https://doi.org/10.1145/3779434"},"language":"en","primary_location":{"id":"doi:10.1145/3779434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3779434","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048915577","display_name":"Runquan Lei","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Runquan Lei","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University"],"raw_orcid":"https://orcid.org/0009-0006-1056-4389","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lang Feng","orcid":"https://orcid.org/0000-0001-9943-0550"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lang Feng","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University"],"raw_orcid":"https://orcid.org/0000-0001-9943-0550","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zetao Zhang","orcid":"https://orcid.org/0009-0000-6984-8964"},"institutions":[{"id":"https://openalex.org/I4210100005","display_name":"Silicon Technologies (United States)","ror":"https://ror.org/013qwzt07","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100005"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zetao Zhang","raw_affiliation_strings":["HiSilicon Technologies Co., Ltd"],"raw_orcid":"https://orcid.org/0009-0000-6984-8964","affiliations":[{"raw_affiliation_string":"HiSilicon Technologies Co., Ltd","institution_ids":["https://openalex.org/I4210100005"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xin Gao","orcid":"https://orcid.org/0009-0007-2044-4812"},"institutions":[{"id":"https://openalex.org/I4210100005","display_name":"Silicon Technologies (United States)","ror":"https://ror.org/013qwzt07","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100005"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xin Gao","raw_affiliation_strings":["HiSilicon Technologies Co., Ltd"],"raw_orcid":"https://orcid.org/0009-0007-2044-4812","affiliations":[{"raw_affiliation_string":"HiSilicon Technologies Co., Ltd","institution_ids":["https://openalex.org/I4210100005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124052759","display_name":"Yang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100005","display_name":"Silicon Technologies (United States)","ror":"https://ror.org/013qwzt07","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100005"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Liu","raw_affiliation_strings":["HiSilicon Technologies Co., Ltd"],"raw_orcid":"https://orcid.org/0009-0008-3817-0108","affiliations":[{"raw_affiliation_string":"HiSilicon Technologies Co., Ltd","institution_ids":["https://openalex.org/I4210100005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048915577"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12560173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"2","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7260000109672546,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7260000109672546,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.10989999771118164,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.10740000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8762000203132629},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5580000281333923},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5425000190734863},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.536300003528595},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5216000080108643},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.4932999908924103},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45980000495910645},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44440001249313354},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4230000078678131},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4124999940395355}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8762000203132629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015000224113464},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5580000281333923},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5425000190734863},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.536300003528595},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5216000080108643},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.4932999908924103},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45980000495910645},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44440001249313354},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4230000078678131},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41370001435279846},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4124999940395355},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40720000863075256},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.40540000796318054},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4041000008583069},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.3853999972343445},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.38440001010894775},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37439998984336853},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.3716000020503998},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3449000120162964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3407000005245209},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3400000035762787},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.33410000801086426},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3327000141143799},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3264000117778778},{"id":"https://openalex.org/C164752517","wikidata":"https://www.wikidata.org/wiki/Q5570875","display_name":"Global optimization","level":2,"score":0.3089999854564667},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3061999976634979},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3027999997138977},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.2865999937057495},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.27649998664855957},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.2621999979019165},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2587999999523163},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3779434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3779434","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5955180525779724}],"awards":[{"id":"https://openalex.org/G4908541707","display_name":null,"funder_award_id":"92473207 and 62204111","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1979604948","https://openalex.org/W2018989845","https://openalex.org/W2040537281","https://openalex.org/W2078174680","https://openalex.org/W2078179095","https://openalex.org/W2087907893","https://openalex.org/W2139358663","https://openalex.org/W2160082231","https://openalex.org/W2197416815","https://openalex.org/W2941700911","https://openalex.org/W4243401029","https://openalex.org/W4293261952","https://openalex.org/W4407128850","https://openalex.org/W4408151444"],"related_works":[],"abstract_inverted_index":{"The":[0,160],"computing":[1],"efficiency":[2],"of":[3,134,172],"digital":[4,152],"VLSIs":[5],"has":[6,53],"increased":[7],"with":[8,92,112,131],"advancements":[9],"in":[10,176],"manufacturing,":[11],"but":[12],"this":[13,41,74],"progress":[14],"is":[15,43],"slowing":[16],"due":[17],"to":[18,116,180],"post-Moore":[19],"physical":[20],"limits.":[21],"To":[22],"improve":[23],"efficiency,":[24],"better":[25],"standard":[26,181],"cell-level":[27],"synthesis":[28,144,184],"can":[29,148],"reduce":[30],"transistor":[31,158,177],"counts":[32,178],"for":[33,47,83,138,142,155],"low-power":[34],"design.":[35],"However,":[36],"the":[37,135,157,165,186],"design":[38],"space":[39],"at":[40],"level":[42],"limited,":[44],"leaving":[45],"room":[46],"transistor-level":[48,55,80,143,189],"optimization.":[49],"While":[50],"previous":[51],"research":[52],"explored":[54],"optimization,":[56],"most":[57],"focus":[58],"on":[59,99],"small-scale":[60],"circuits,":[61],"and":[62,68,123,174,185],"few":[63],"large-scale":[64,188],"approaches":[65],"are":[66],"coarse-grained":[67],"lack":[69],"a":[70,89,93,100,108,150],"global":[71,132],"perspective.":[72],"In":[73],"article,":[75],"we":[76],"propose":[77],"an":[78,118,125,169],"efficient":[79],"optimization":[81,120,190],"flow":[82,147,167],"CMOS":[84],"VLSIs.":[85],"It":[86],"includes":[87],"(1)":[88],"partition":[90,128],"algorithm":[91],"fast":[94],"quality":[95],"estimation":[96],"method":[97,130],"based":[98],"metric":[101],"named":[102],"weighted":[103],"cell":[104,182],"sharing":[105],"rate,":[106],"(2)":[107],"neural":[109],"network":[110],"model":[111],"dedicated":[113],"feature":[114],"selection":[115,129],"provide":[117],"accurate":[119],"potential":[121],"evaluation,":[122],"(3)":[124],"effective":[126],"iterative":[127],"consideration":[133],"partitions\u2019":[136],"dependencies,":[137],"obtaining":[139],"partitions":[140],"suitable":[141],"tools.":[145],"This":[146],"optimize":[149],"given":[151],"circuit\u2019s":[153],"netlist":[154],"reducing":[156],"count.":[159],"experimental":[161],"results":[162],"demonstrate":[163],"that":[164],"proposed":[166],"achieves":[168],"average":[170],"reduction":[171],"11.04%":[173],"7.94%":[175],"compared":[179],"logic":[183],"advanced":[187],"work,":[191],"respectively.":[192]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-01-29T00:00:00"}