{"id":"https://openalex.org/W7134982183","doi":"https://doi.org/10.1145/3779212.3790151","title":"DARTH-PUM: A Hybrid Processing-Using-Memory Architecture","display_name":"DARTH-PUM: A Hybrid Processing-Using-Memory Architecture","publication_year":2026,"publication_date":"2026-03-10","ids":{"openalex":"https://openalex.org/W7134982183","doi":"https://doi.org/10.1145/3779212.3790151"},"language":null,"primary_location":{"id":"doi:10.1145/3779212.3790151","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3779212.3790151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ryan Wong","orcid":"https://orcid.org/0009-0008-5018-8482"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Wong","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, Illinois, USA"],"raw_orcid":"https://orcid.org/0009-0008-5018-8482","affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ben Feinberg","orcid":"https://orcid.org/0000-0002-0450-0067"},"institutions":[{"id":"https://openalex.org/I4210104735","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210104735"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ben Feinberg","raw_affiliation_strings":["Sandia National Laboratories, Albuquerque, New Mexico, USA"],"raw_orcid":"https://orcid.org/0000-0002-0450-0067","affiliations":[{"raw_affiliation_string":"Sandia National Laboratories, Albuquerque, New Mexico, USA","institution_ids":["https://openalex.org/I4210104735"]}]},{"author_position":"last","author":{"id":null,"display_name":"Saugata Ghose","orcid":"https://orcid.org/0000-0002-9138-0613"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saugata Ghose","raw_affiliation_strings":["University of Illinois Urbana-Champaign, Urbana, Illinois, USA"],"raw_orcid":"https://orcid.org/0000-0002-9138-0613","affiliations":[{"raw_affiliation_string":"University of Illinois Urbana-Champaign, Urbana, Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"563","last_page":"582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7361000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7361000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.08060000091791153,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.054499998688697815,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5493999719619751},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.47540000081062317},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4284000098705292},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.40540000796318054},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.3783000111579895},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3752000033855438},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.34929999709129333},{"id":"https://openalex.org/keywords/hybrid-computer","display_name":"Hybrid computer","score":0.33570000529289246},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.3346000015735626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7254999876022339},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5493999719619751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.478300005197525},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.47540000081062317},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4284000098705292},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4115000069141388},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.40540000796318054},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.3783000111579895},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3752000033855438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3506999909877777},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.34929999709129333},{"id":"https://openalex.org/C18789546","wikidata":"https://www.wikidata.org/wiki/Q1341206","display_name":"Hybrid computer","level":2,"score":0.33570000529289246},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.3346000015735626},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.32829999923706055},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32829999923706055},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.321399986743927},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.3212999999523163},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.31630000472068787},{"id":"https://openalex.org/C28525508","wikidata":"https://www.wikidata.org/wiki/Q4751054","display_name":"Analog image processing","level":5,"score":0.3151000142097473},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.3133000135421753},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.3077999949455261},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30469998717308044},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.30410000681877136},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2935999929904938},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.26910001039505005},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.26579999923706055},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2572999894618988},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25679999589920044},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3779212.3790151","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3779212.3790151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.905057430267334,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":93,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W1969349120","https://openalex.org/W2013028205","https://openalex.org/W2042488319","https://openalex.org/W2059441802","https://openalex.org/W2066280488","https://openalex.org/W2080391538","https://openalex.org/W2100846455","https://openalex.org/W2105225880","https://openalex.org/W2114094169","https://openalex.org/W2170257519","https://openalex.org/W2171956063","https://openalex.org/W2331737637","https://openalex.org/W2396622873","https://openalex.org/W2399958287","https://openalex.org/W2402807508","https://openalex.org/W2474451066","https://openalex.org/W2563154775","https://openalex.org/W2588191434","https://openalex.org/W2613569094","https://openalex.org/W2613989746","https://openalex.org/W2762931930","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W2785784536","https://openalex.org/W2789554134","https://openalex.org/W2795127895","https://openalex.org/W2809524490","https://openalex.org/W2883084140","https://openalex.org/W2911496292","https://openalex.org/W2920866490","https://openalex.org/W2946017187","https://openalex.org/W2949674408","https://openalex.org/W2950138172","https://openalex.org/W2962903741","https://openalex.org/W2976137532","https://openalex.org/W2979874885","https://openalex.org/W2990793844","https://openalex.org/W3039529370","https://openalex.org/W3043023836","https://openalex.org/W3043571714","https://openalex.org/W3090164555","https://openalex.org/W3127794782","https://openalex.org/W3139269722","https://openalex.org/W3157197680","https://openalex.org/W3158204061","https://openalex.org/W3183264033","https://openalex.org/W3187200870","https://openalex.org/W3202965278","https://openalex.org/W3210580311","https://openalex.org/W3213664278","https://openalex.org/W4200568566","https://openalex.org/W4205270231","https://openalex.org/W4214535712","https://openalex.org/W4220990849","https://openalex.org/W4226126604","https://openalex.org/W4234604932","https://openalex.org/W4245700406","https://openalex.org/W4285305074","https://openalex.org/W4293023446","https://openalex.org/W4295679041","https://openalex.org/W4308083578","https://openalex.org/W4308083751","https://openalex.org/W4308083827","https://openalex.org/W4310520489","https://openalex.org/W4313070479","https://openalex.org/W4313478540","https://openalex.org/W4379033852","https://openalex.org/W4385968202","https://openalex.org/W4386702684","https://openalex.org/W4386859314","https://openalex.org/W4388095748","https://openalex.org/W4388349073","https://openalex.org/W4393168994","https://openalex.org/W4393405825","https://openalex.org/W4393407040","https://openalex.org/W4393407075","https://openalex.org/W4394773524","https://openalex.org/W4402040315","https://openalex.org/W4403334538","https://openalex.org/W4404133975","https://openalex.org/W4404134248","https://openalex.org/W4404239161","https://openalex.org/W4404954618","https://openalex.org/W4408145534","https://openalex.org/W4408151487","https://openalex.org/W4409248680","https://openalex.org/W4411358888","https://openalex.org/W4411486499","https://openalex.org/W4414197539","https://openalex.org/W4415101950","https://openalex.org/W7117584415","https://openalex.org/W7133552343"],"related_works":[],"abstract_inverted_index":{"Analog":[0],"processing-using-memory":[1],"(PUM;":[2],"a.k.a.":[3],"in-memory":[4],"computing)":[5],"makes":[6],"use":[7],"of":[8,61],"electrical":[9,118],"interactions":[10],"inside":[11],"memory":[12,46,68,103],"arrays":[13,47,69,104],"to":[14,27,53,75,91],"perform":[15,107],"bulk":[16],"matrix\u2013vector":[17],"multiplication":[18],"(MVM)":[19],"operations.":[20],"However,":[21],"many":[22],"popular":[23],"matrix-based":[24],"kernels":[25],"need":[26],"execute":[28],"non-MVM":[29],"operations,":[30,110],"which":[31],"analog":[32,42,73,93,121],"PUM":[33,43,74,94,109],"cannot":[34],"directly":[35],"perform.":[36],"To":[37],"retain":[38],"its":[39],"energy":[40],"efficiency,":[41],"architectures":[44],"augment":[45],"with":[48,67,112],"CMOS-based":[49],"domain-specific":[50],"fixed-function":[51],"hardware":[52,116],"provide":[54],"complete":[55],"kernel":[56],"functionality,":[57],"but":[58],"the":[59],"difficulty":[60],"integrating":[62],"such":[63],"specialized":[64],"CMOS":[65],"logic":[66],"has":[70],"largely":[71],"limited":[72],"being":[76],"an":[77],"accelerator":[78],"for":[79,84,95],"machine":[80],"learning":[81],"inference,":[82],"or":[83],"closely":[85],"related":[86],"kernels.":[87],"An":[88],"opportunity":[89],"exists":[90],"harness":[92],"general-purpose":[96],"computation:":[97],"recent":[98],"works":[99],"have":[100],"shown":[101],"that":[102],"can":[105],"also":[106],"Boolean":[108],"albeit":[111],"very":[113],"different":[114],"supporting":[115],"and":[117],"signals":[119],"than":[120],"PUM.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-24T00:00:00"}